E·XFL



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

2 0 0 0 0 0	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	276480
Number of I/O	147
Number of Gates	1500000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a3pe1500-pq208i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



om file Save to file.			🗍 Show BSR D
Port Name	Macro Cell	Pin Number	1/O State (Output Only)
BIST	ADLIB:INBUF	T2	1
BYPASS_IO	ADLIB:INBUF	K1	1
CLK	ADLIB:INBUF	B1	1
ENOUT	ADLIB:INBUF	J16	1
LED	ADLIB:OUTBUF	M3	0
MONITOR[0]	ADLIB:OUTBUF	B5	0
MONITOR[1]	ADLIB:OUTBUF	C7	Z
MONITOR[2]	ADLIB:OUTBUF	D9	Z
MONITOR[3]	ADLIB:OUTBUF	D7	Z
MONITOR[4]	ADLIB:OUTBUF	A11	Z
OEa	ADLIB:INBUF	E4	Z
ОЕЬ	ADLIB:INBUF	F1	Z
OSC_EN	ADLIB:INBUF	K3	Z
PAD[10]	ADLIB:BIBUF_LVCMOS33U	M8	Z
PAD[11]	ADLIB:BIBUF_LVCMOS33D	R7	Z
PAD[12]	ADLIB:BIBUF_LVCMOS33U	D11	Z
PAD[13]	ADLIB:BIBUF_LVCMOS33D	C12	Z
PAD[14]	ADLIB:BIBUF_LVCMOS33U	R6	Z

Figure 1-3 • I/O States During Programming Window

- 6. Click OK to return to the FlashPoint Programming File Generator window.
 - I/O States during programming are saved to the ADB and resulting programming files after completing programming file generation.

Overview of I/O Performance

Summary of I/O DC Input and Output Levels – Default I/O Software Settings

		Equivalent			VIL	VIH		VOL	VOH	IOL ³	IOH ³
I/O Standard	Drive Strength		Slew Rate	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA
3.3 V LVTTL / 3.3 V LVCMOS	12 mA	12 mA	High	-0.3	0.8	2	3.6	0.4	2.4	12	12
3.3 V LVCMOS Wide Range	100 µA	12 mA	High	-0.3	0.8	2	3.6	0.2	VCCI – 0.2	0.1	0.1
2.5 V LVCMOS	12 mA	12 mA	High	-0.3	0.7	1.7	3.6	0.7	1.7	12	12
1.8 V LVCMOS	12 mA	12 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI – 0.45	12	12
1.5 V LVCMOS	12 mA	12 mA	High	-0.3	0.30 * VCCI	0.7 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	12	12
3.3 V PCI					Per PC	CI Specificatio	n				
3.3 V PCI-X					Per PCI	-X Specificati	on				
3.3 V GTL	20 mA ²	20 mA ²	High	-0.3	VREF – 0.05	VREF + 0.05	3.6	0.4	-	20	20
2.5 V GTL	20 mA ²	20 mA ²	High	-0.3	VREF – 0.05	VREF + 0.05	3.6	0.4	_	20	20
3.3 V GTL+	35 mA	35 mA	High	-0.3	VREF – 0.1	VREF + 0.1	3.6	0.6	-	35	35
2.5 V GTL+	33 mA	33 mA	High	-0.3	VREF – 0.1	VREF + 0.1	3.6	0.6	-	33	33
HSTL (I)	8 mA	8 mA	High	-0.3	VREF – 0.1	VREF + 0.1	3.6	0.4	VCCI - 0.4	8	8
HSTL (II)	15 mA ²	15 mA ²	High	-0.3	VREF – 0.1	VREF + 0.1	3.6	0.4	VCCI - 0.4	15	15
SSTL2 (I)	15 mA	15 mA	High	-0.3	VREF – 0.2	VREF + 0.2	3.6	0.54	VCCI – 0.62	15	15
SSTL2 (II)	18 mA	18 mA	High	-0.3	VREF – 0.2	VREF + 0.2	3.6	0.35	VCCI – 0.43	18	18
SSTL3 (I)	14 mA	14 mA	High	-0.3	VREF – 0.2	VREF + 0.2	3.6	0.7	VCCI – 1.1	14	14
SSTL3 (II)	21 mA	21 mA	High	-0.3	VREF – 0.2	VREF + 0.2	3.6	0.5	VCCI - 0.9	21	21

 Table 2-13 • Summary of Maximum and Minimum DC Input and Output Levels

 Applicable to Commercial and Industrial Conditions

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. Output drive strength is below JEDEC specification.

3. Currents are measured at 85°C junction temperature.

4. Output Slew Rates can be extracted from IBIS Models, located at http://www.microsemi.com/index.php?option=com_content&id=1671&lang=en&view=article.

1.8 V LVCMOS

Low-Voltage CMOS for 1.8 V is an extension of the LVCMOS standard (JESD8-5) used for generalpurpose 1.8 V applications. It uses a 1.8 V input buffer and a push-pull output buffer.

1.8 V LVCMOS	VIL		VIH		VIL VIH		VOL	VOH	IOL	юн	IOSL	IOSH	IIL¹	IIH ²
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μA ⁴	μ Α ⁴		
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	2	2	11	9	10	10		
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	4	4	22	17	10	10		
6 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	6	6	44	35	10	10		
8 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	8	8	51	45	10	10		
12 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	12	12	74	91	10	10		
16 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	16	16	74	91	10	10		

Table 2-37 • Minimum and Maximum DC Input and Output Levels

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.

Figure 2-9 • AC Loading

Table 2-38 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	C _{LOAD} (pF)
0	1.8	0.9	_	35

Note: *Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points.

Microsemi.

ProASIC3E DC and Switching Characteristics

3.3 V PCI, 3.3 V PCI-X

Peripheral Component Interface for 3.3 V standard specifies support for 33 MHz and 66 MHz PCI Bus applications.

Table 2-45 • Minimum and Maximum DC Input and Output Levels

3.3 V PCI/PCI-X	VIL		v	ΊH	VOL	VOH	IOL	IOH	IOSL	IOSH	IIL¹	IIH ²
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μA ⁴	μA ⁴
Per PCI specification	Per PCI curves					10	10					

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V< VIN < VIL.

- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN< VCCI. Input current is larger when operating outside recommended ranges.
- 3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.

AC loadings are defined per the PCI/PCI-X specifications for the datapath; Microsemi loadings for enable path characterization are described in Figure 2-11.




Figure 2-11 • AC Loading

AC loadings are defined per PCI/PCI-X specifications for the datapath; Microsemi loading for tristate is described in Table 2-46.

Table 2-46 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	C _{LOAD} (pF)
0	3.3	0.285 * VCCI for $t_{DP(R)}$ 0.615 * VCCI for $t_{DP(F)}$	-	10

Note: *Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points.

Timing Characteristics

Table 2-47 • 3.3 V PCI/PCI-X

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{zLS}	t _{zHS}	Units
Std.	0.66	2.81	0.04	1.05	1.67	0.43	2.86	2.00	3.28	3.61	5.09	4.23	ns
–1	0.56	2.39	0.04	0.89	1.42	0.36	2.43	1.70	2.79	3.07	4.33	3.60	ns
-2	0.49	2.09	0.03	0.78	1.25	0.32	2.13	1.49	2.45	2.70	3.80	3.16	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.






Figure 2-29 • Output Enable Register Timing Diagram

Timing Characteristics

Table 2-88 • Output Enable Register Propagation DelaysCommercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	-2	-1	Std.	Units
t _{OECLKQ}	Clock-to-Q of the Output Enable Register	0.59	0.67	0.79	ns
tOESUD	Data Setup Time for the Output Enable Register	0.31	0.36	0.42	ns
t _{OEHD}	Data Hold Time for the Output Enable Register	0.00	0.00	0.00	ns
t _{OESUE}	Enable Setup Time for the Output Enable Register	0.44	0.50	0.58	ns
t _{OEHE}	Enable Hold Time for the Output Enable Register	0.00	0.00	0.00	ns
t _{OECLR2Q}	Asynchronous Clear-to-Q of the Output Enable Register	0.67	0.76	0.89	ns
t _{OEPRE2Q}	Asynchronous Preset-to-Q of the Output Enable Register	0.67	0.76	0.89	ns
t _{OEREMCLR}	Asynchronous Clear Removal Time for the Output Enable Register	0.00	0.00	0.00	ns
t _{OERECCLR}	Asynchronous Clear Recovery Time for the Output Enable Register	0.22	0.25	0.30	ns
t _{OEREMPRE}	Asynchronous Preset Removal Time for the Output Enable Register	0.00	0.00	0.00	ns
t _{OERECPRE}	Asynchronous Preset Recovery Time for the Output Enable Register	0.22	0.25	0.30	ns
t _{OEWCLR}	Asynchronous Clear Minimum Pulse Width for the Output Enable Register	0.22	0.25	0.30	ns
t _{OEWPRE}	Asynchronous Preset Minimum Pulse Width for the Output Enable Register	0.22	0.25	0.30	ns
t _{OECKMPWH}	Clock Minimum Pulse Width High for the Output Enable Register	0.36	0.41	0.48	ns
t _{OECKMPWL}	Clock Minimum Pulse Width Low for the Output Enable Register	0.32	0.37	0.43	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.



3 – Pin Descriptions and Packaging

Supply Pins

GND

Ground

Ground supply voltage to the core, I/O outputs, and I/O logic.

GNDQ

Ground (quiet)

Quiet ground supply voltage to input buffers of I/O banks. Within the package, the GNDQ plane is decoupled from the simultaneous switching noise originated from the output buffer ground domain. This minimizes the noise transfer within the package and improves input signal integrity. GNDQ must always be connected to GND on the board.

VCC

Core Supply Voltage

Supply voltage to the FPGA core, nominally 1.5 V. VCC is required for powering the JTAG state machine in addition to VJTAG. Even when a device is in bypass mode in a JTAG chain of interconnected devices, both VCC and VJTAG must remain powered to allow JTAG signals to pass through the device.

VCCIBx

I/O Supply Voltage

Supply voltage to the bank's I/O output buffers and I/O logic. Bx is the I/O bank number. There are up to eight I/O banks on low power flash devices plus a dedicated VJTAG bank. Each bank can have a separate VCCI connection. All I/Os in a bank will run off the same VCCIBx supply. VCCI can be 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. In general, unused I/O banks should have their corresponding VCCIX pins tied to GND. If an output pad is terminated to ground through any resistor and if the corresponding VCCIX is left floating, then the leakage current to ground is ~ 0uA. However, if an output pad is terminated to ground is ~ 0uA. However, if an output pad is terminated to ground is ~ 3 uA. For unused banks the aforementioned behavior is to be taken into account while deciding if it's better to float VCCIX of unused bank or tie it to GND.

VMVx

I/O Supply Voltage (quiet)

Quiet supply voltage to the input buffers of each I/O bank. *x* is the bank number. Within the package, the VMV plane biases the input stage of the I/Os in the I/O banks. This minimizes the noise transfer within the package and improves input signal integrity. Each bank must have at least one VMV connection, and no VMV should be left unconnected. All I/Os in a bank run off the same VMVx supply. VMV is used to provide a quiet supply voltage to the input buffers of each I/O bank. VMVx can be 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VMV pins tied to GND. VMV and VCCI should be at the same voltage within a given I/O bank. Used VMV pins must be connected to the corresponding VCCI pins of the same bank (i.e., VMV0 to VCCIB0, VMV1 to VCCIB1, etc.).

VCCPLA/B/C/D/E/F

PLL Supply Voltage

Supply voltage to analog PLL, nominally 1.5 V.

When the PLLs are not used, the place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground. Microsemi recommends tying VCCPLx to VCC and using proper filtering circuits to decouple VCC noise from the PLLs. Refer to the PLL Power Supply Decoupling section of the "Clock Conditioning Circuits in Low Power Flash Devices and Mixed Signal FPGAs" chapter of the *ProASIC3E FPGA Fabric User's Guide* for a complete board solution for the PLL analog power supply and ground.

There are six VCCPLX pins on ProASIC3E devices.

VCOMPLA/B/C/D/E/F PLL Ground

Ground to analog PLL power supplies. When the PLLs are not used, the place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground.

There are six VCOMPL pins (PLL ground) on ProASIC3E devices.

Microsemi

	PQ208		PQ208		PQ208
Pin Number	A3PE600 Function	Pin Number	A3PE600 Function	Pin Number	A3PE600 Function
1	GND	37	IO112PDB6V1	72	VCCIB5
2	GNDQ	38	IO112NDB6V1	73	IO85NPB5V0
3	VMV7	39	IO108PSB6V0	74	IO84NPB5V0
4	GAB2/IO133PSB7V1	40	VCCIB6	75	IO85PPB5V0
5	GAA2/IO134PDB7V1	41	GND	76	IO84PPB5V0
6	IO134NDB7V1	42	IO106PDB6V0	77	IO83NPB5V0
7	GAC2/IO132PDB7V1	43	IO106NDB6V0	78	IO82NPB5V0
8	IO132NDB7V1	44	GEC1/IO104PDB6V0	79	IO83PPB5V0
9	IO130PDB7V1	45	GEC0/IO104NDB6V	80	IO82PPB5V0
10	IO130NDB7V1		0	81	GND
11	IO127PDB7V1	46	GEB1/IO103PPB6V0	82	IO80NDB4V1
12	IO127NDB7V1	47	GEA1/IO102PPB6V0	83	IO80PDB4V1
13	IO126PDB7V0	48	GEB0/IO103NPB6V0	84	IO79NPB4V1
14	IO126NDB7V0	49	GEA0/IO102NPB6V0	85	IO78NPB4V1
15	IO124PSB7V0	50	VMV6	86	IO79PPB4V1
16	VCC	51	GNDQ	87	IO78PPB4V1
17	GND	52	GND	88	VCC
18	VCCIB7	53	VMV5	89	VCCIB4
19	IO122PPB7V0	54	GNDQ	90	IO76NDB4V1
20	IO121PSB7V0	55	IO101NDB5V2	91	IO76PDB4V1
21	IO122NPB7V0	56	GEA2/IO101PDB5V2	92	IO72NDB4V0
22	GFC1/IO120PSB7V0	57	IO100NDB5V2	93	IO72PDB4V0
23	GFB1/IO119PDB7V0	58	GEB2/IO100PDB5V2	94	IO70NDB4V0
24	GFB0/IO119NDB7V0	59	IO99NDB5V2	95	GDC2/IO70PDB4V0
25	VCOMPLF	60	GEC2/IO99PDB5V2	96	IO68NDB4V0
26	GFA0/IO118NPB6V1	61	IO98PSB5V2	97	GND
27	VCCPLF	62	VCCIB5	98	GDA2/IO68PDB4V0
28	GFA1/IO118PPB6V1	63	IO96PSB5V2	99	GDB2/IO69PSB4V0
29	GND	64	IO94NDB5V1	100	GNDQ
30	GFA2/IO117PDB6V1	65	GND	101	ТСК
31	IO117NDB6V1	66	IO94PDB5V1	102	TDI
32	GFB2/IO116PPB6V1	67	IO92NDB5V1	103	TMS
33	GFC2/IO115PPB6V1	68	IO92PDB5V1	104	VMV4
34	IO116NPB6V1	69	IO88NDB5V0	105	GND
35	IO115NPB6V1	70	IO88PDB5V0	106	VPUMP
36	VCC	71	VCC	107	GNDQ



	PQ208		PQ208		
Pin Number	A3PE3000 Function	Pin Number	A3PE3000 Function		
118	IO134NDB3V2	157	VMV1		
119	IO134PDB3V2	158	GNDQ		
120	IO132NDB3V2	159	GBA1/IO81PDB1V4		
121	IO132PDB3V2	160	GBA0/IO81NDB1V4		
122	GND	161	GBB1/IO80PDB1V4		
123	VCCIB3	162	GND		
124	GCC2/IO117PSB3V0	163	GBB0/IO80NDB1V4		
125	GCB2/IO116PSB3V0	164	GBC1/IO79PDB1V4		
126	NC	165	GBC0/IO79NDB1V4		
127	IO115NDB3V0	166	IO74PDB1V4		
128	GCA2/IO115PDB3V0	167	IO74NDB1V4		
129	GCA1/IO114PPB3V0	168	IO70PDB1V3		
130	GND	169	IO70NDB1V3		
131	VCCPLC	170	VCCIB1		
132	GCA0/IO114NPB3V0	171	VCC		
133	VCOMPLC	172	IO56PSB1V1		
134	GCB0/IO113NDB2V3	173	IO55PDB1V1		
135	GCB1/IO113PDB2V3	174	IO55NDB1V1		
136	GCC1/IO112PSB2V3	175	IO54PDB1V1		
137	IO110NDB2V3	176	IO54NDB1V1		
138	IO110PDB2V3	177	IO40PDB0V4		
139	IO106PSB2V3	178	GND		
140	VCCIB2	179	IO40NDB0V4		
141	GND	180	IO37PDB0V4		
142	VCC	181	IO37NDB0V4		
143	IO99NDB2V2	182	IO35PDB0V4		
144	IO99PDB2V2	183	IO35NDB0V4		
145	IO96NDB2V1	184	IO32PDB0V3		
146	IO96PDB2V1	185	IO32NDB0V3		
147	IO91NDB2V1	186	VCCIB0		
148	IO91PDB2V1	187	VCC		
149	IO88NDB2V0	188	IO28PDB0V3		
150	IO88PDB2V0	189	IO28NDB0V3		
151	GBC2/IO84PSB2V0	190	IO24PDB0V2		
152	GBA2/IO82PSB2V0	191	IO24NDB0V2		
153	GBB2/IO83PSB2V0	192	IO21PSB0V2		
154	VMV2	193	IO16PDB0V1		
155	GNDQ	194	IO16NDB0V1		
156	GND	195	GND		
		-			


	PQ208
Pin Number	A3PE3000 Function
196	IO11PDB0V1
197	IO11NDB0V1
198	IO08PDB0V0
199	IO08NDB0V0
200	VCCIB0
201	GAC1/IO02PDB0V0
202	GAC0/IO02NDB0V0
203	GAB1/IO01PDB0V0
204	GAB0/IO01NDB0V0
205	GAA1/IO00PDB0V0
206	GAA0/IO00NDB0V0
207	GNDQ
208	VMV0



FG256			FG256		FG256		
Pin Number A3PE600 Function		Pin Number	Pin Number A3PE600 Function		A3PE600 Function		
G13	GCC1/IO50PPB2V1	K1	GFC2/IO115PSB6V1	M5	VMV5		
G14	IO44NDB2V1	K2	IO113PPB6V1	M6	VCCIB5		
G15	IO44PDB2V1	K3	IO112PDB6V1	M7	VCCIB5		
G16	IO49NSB2V1	K4	IO112NDB6V1	M8	IO84NDB5V0		
H1	GFB0/IO119NPB7V0	K5	VCCIB6	M9	IO84PDB5V0		
H2	GFA0/IO118NDB6V1	K6	VCC	M10	VCCIB4		
H3	GFB1/IO119PPB7V0	K7	GND	M11	VCCIB4		
H4	VCOMPLF	K8	GND	M12	VMV3		
H5	GFC0/IO120NPB7V0	K9	GND	M13	VCCPLD		
H6	VCC	K10	GND	M14	GDB1/IO66PPB3V1		
H7	GND	K11	VCC	M15	GDC1/IO65PDB3V1		
H8	GND	K12	VCCIB3	M16	IO61NDB3V1		
H9	GND	K13	IO54NPB3V0	N1	IO105PDB6V0		
H10	GND	K14	IO57NPB3V0	N2	IO105NDB6V0		
H11	VCC	K15	IO55NPB3V0	N3	GEC1/IO104PPB6V0		
H12	GCC0/IO50NPB2V1	K16	IO57PPB3V0	N4	VCOMPLE		
H13	GCB1/IO51PPB2V1	L1	IO113NPB6V1	N5	GNDQ		
H14	GCA0/IO52NPB3V0	L2	IO109PPB6V0	N6	GEA2/IO101PPB5V2		
H15	VCOMPLC	L3	IO108PDB6V0	N7	IO92NDB5V1		
H16	GCB0/IO51NPB2V1	L4	IO108NDB6V0	N8	IO90NDB5V1		
J1	GFA2/IO117PSB6V1	L5	VCCIB6	N9	IO82NDB5V0		
J2	GFA1/IO118PDB6V1	L6	GND	N10	IO74NDB4V1		
J3	VCCPLF	L7	VCC	N11	IO74PDB4V1		
J4	IO116NDB6V1	L8	VCC	N12	GNDQ		
J5	GFB2/IO116PDB6V1	L9	VCC	N13	VCOMPLD		
J6	VCC	L10	VCC	N14	VJTAG		
J7	GND	L11	GND	N15	GDC0/IO65NDB3V1		
J8	GND	L12	VCCIB3	N16	GDA1/IO67PDB3V1		
J9	GND	L13	GDB0/IO66NPB3V1	P1	GEB1/IO103PDB6V0		
J10	GND	L14	IO60NDB3V1	P2	GEB0/IO103NDB6V0		
J11	VCC	L15	IO60PDB3V1	P3	VMV6		
J12	GCB2/IO54PPB3V0	L16	IO61PDB3V1	P4	VCCPLE		
J13	GCA1/IO52PPB3V0	M1	IO109NPB6V0	P5	IO101NPB5V2		
J14	GCC2/IO55PPB3V0	M2	IO106NDB6V0	P6	IO95PPB5V1		
J15	VCCPLC	M3	IO106PDB6V0	P7	IO92PDB5V1		
J16	GCA2/IO53PSB3V0	M4	GEC0/IO104NPB6V0	P8	IO90PDB5V1		



FG484



Note: This is the bottom view of the package.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at *http://www.microsemi.com/products/fpga-soc/solutions*.



FG484				
Pin Number A3PE600 Function				
V15	IO69NDB4V0			
V16	GDB2/IO69PDB4V0			
V17	TDI			
V18	GNDQ			
V19	TDO			
V20	GND			
V21	NC			
V22	IO63NDB3V1			
W1	NC			
W2	NC			
W3	NC			
W4	GND			
W5	IO100NDB5V2			
W6	GEB2/IO100PDB5V2			
W7	IO99NDB5V2			
W8	IO88NDB5V0			
W9	IO88PDB5V0			
W10	IO89NDB5V0			
W11	IO80NDB4V1			
W12	IO81NDB4V1			
W13	IO81PDB4V1			
W14	IO70NDB4V0			
W15	GDC2/IO70PDB4V0			
W16	IO68NDB4V0			
W17	GDA2/IO68PDB4V0			
W18	TMS			
W19	GND			
W20	NC			
W21	NC			
W22	NC			
Y1	VCCIB6			
Y2	NC			
Y3	NC			
Y4	IO98NDB5V2			
Y5	GND			
Y6	IO94NDB5V1			

	FG484				
Pin Number	A3PE600 Function				
Y7	IO94PDB5V1				
Y8	VCC				
Y9	VCC				
Y10	IO89PDB5V0				
Y11	IO80PDB4V1				
Y12	IO78NPB4V1				
Y13	NC				
Y14	VCC				
Y15	VCC				
Y16	NC				
Y17	NC				
Y18	GND				
Y19	NC				
Y20	NC				
Y21	NC				
Y22	VCCIB3				

🌜 Microsemi.

FG484			FG484		FG484		
Pin Number A3PE1500 Function		Pin Number	A3PE1500 Function	Pin Number	A3PE1500 Function		
A1	GND	AA15	NC	B7	IO10PDB0V1		
A2	GND	AA16	IO117NDB4V0	B8	IO15NDB0V1		
A3	VCCIB0	AA17	IO117PDB4V0	B9	IO17NDB0V2		
A4	IO05NDB0V0	AA18	IO115NDB4V0	B10	IO20PDB0V2		
A5	IO05PDB0V0	AA19	IO115PDB4V0	B11	IO29PDB0V3		
A6	IO11NDB0V1	AA20	NC	B12	IO32NDB1V0		
A7	IO11PDB0V1	AA21	VCCIB3	B13	IO43NDB1V1		
A8	IO15PDB0V1	AA22	GND	B14	NC		
A9	IO17PDB0V2	AB1	GND	B15	NC		
A10	IO27NDB0V3	AB2	GND	B16	IO53NDB1V2		
A11	IO27PDB0V3	AB3	VCCIB5	B17	IO53PDB1V2		
A12	IO32PDB1V0	AB4	IO159NDB5V3	B18	IO54PDB1V3		
A13	IO43PDB1V1	AB5	IO159PDB5V3	B19	NC		
A14	IO47NDB1V1	AB6	IO149NDB5V1	B20	NC		
A15	IO47PDB1V1	AB7	IO149PDB5V1	B21	VCCIB2		
A16	IO51NDB1V2	AB8	IO138NDB5V0	B22	GND		
A17	IO51PDB1V2	AB9	IO138PDB5V0	C1	VCCIB7		
A18	IO54NDB1V3	AB10	NC	C2	NC		
A19	NC	AB11	NC	C3	NC		
A20	VCCIB1	AB12	IO127NDB4V2	C4	NC		
A21	GND	AB13	IO127PDB4V2	C5	GND		
A22	GND	AB14	IO125NDB4V1	C6	IO07NDB0V0		
AA1	GND	AB15	IO125PDB4V1	C7	IO07PDB0V0		
AA2	VCCIB6	AB16	IO122NDB4V1	C8	VCC		
AA3	NC	AB17	IO122PDB4V1	C9	VCC		
AA4	IO161PDB5V3	AB18	NC	C10	IO20NDB0V2		
AA5	IO155NDB5V2	AB19	NC	C11	IO29NDB0V3		
AA6	IO155PDB5V2	AB20	VCCIB4	C12	NC		
AA7	IO154NDB5V2	AB21	GND	C13	NC		
AA8	IO154PDB5V2	AB22	GND	C14	VCC		
AA9	IO143PDB5V1	B1	GND	C15	VCC		
AA10	IO143NDB5V1	B2	VCCIB7	C16	NC		
AA11	IO131PPB4V2	B3	NC	C17	NC		
AA12	IO129NDB4V2	B4	IO03NDB0V0	C18	GND		
AA13	IO129PDB4V2	B5	IO03PDB0V0	C19	NC		
AA14	NC	B6	IO10NDB0V1	C20	NC		



FG484			FG484		FG484		
Pin Number	A3PE3000 Function	Pin Number	A3PE3000 Function	Pin Number	A3PE3000 Function		
H19	IO100PDB2V2	K11	GND	M3	IO272NDB6V4		
H20	VCC	K12	GND	M4	GFA2/IO272PDB6V4		
H21	VMV2	K13	GND	M5	GFA1/IO273PDB6V4		
H22	IO105PDB2V2	K14	VCC	M6	VCCPLF		
J1	IO285NDB7V1	K15	VCCIB2	M7	IO271NDB6V4		
J2	IO285PDB7V1	K16	GCC1/IO112PPB2V3	M8	GFB2/IO271PDB6V4		
J3	VMV7	K17	IO108NDB2V3	M9	VCC		
J4	IO279PDB7V0	K18	IO108PDB2V3	M10	GND		
J5	IO283PDB7V1	K19	IO110NPB2V3	M11	GND		
J6	IO281PDB7V0	K20	IO106NPB2V3	M12	GND		
J7	IO287NDB7V1	K21	IO109NDB2V3	M13	GND		
J8	VCCIB7	K22	IO107NDB2V3	M14	VCC		
J9	GND	L1	IO257PSB6V2	M15	GCB2/IO116PPB3V0		
J10	VCC	L2	IO276PDB7V0	M16	GCA1/IO114PPB3V0		
J11	VCC	L3	IO276NDB7V0	M17	GCC2/IO117PPB3V0		
J12	VCC	L4	GFB0/IO274NPB7V0	M18	VCCPLC		
J13	VCC	L5	GFA0/IO273NDB6V4	M19	GCA2/IO115PDB3V0		
J14	GND	L6	GFB1/IO274PPB7V0	M20	IO115NDB3V0		
J15	VCCIB2	L7	VCOMPLF	M21	IO126PDB3V1		
J16	IO84NDB2V0	L8	GFC0/IO275NPB7V0	M22	IO124PSB3V1		
J17	IO104NDB2V2	L9	VCC	N1	IO255PPB6V2		
J18	IO104PDB2V2	L10	GND	N2	IO253NDB6V2		
J19	IO106PPB2V3	L11	GND	N3	VMV6		
J20	GNDQ	L12	GND	N4	GFC2/IO270PPB6V4		
J21	IO109PDB2V3	L13	GND	N5	IO261PPB6V3		
J22	IO107PDB2V3	L14	VCC	N6	IO263PDB6V3		
K1	IO277NDB7V0	L15	GCC0/IO112NPB2V3	N7	IO263NDB6V3		
K2	IO277PDB7V0	L16	GCB1/IO113PPB2V3	N8	VCCIB6		
K3	GNDQ	L17	GCA0/IO114NPB3V0	N9	VCC		
K4	IO279NDB7V0	L18	VCOMPLC	N10	GND		
K5	IO283NDB7V1	L19	GCB0/IO113NPB2V3	N11	GND		
K6	IO281NDB7V0	L20	IO110PPB2V3	N12	GND		
K7	GFC1/IO275PPB7V0	L21	IO111NDB2V3	N13	GND		
K8	VCCIB7	L22	IO111PDB2V3	N14	VCC		
K9	VCC	M1	GNDQ	N15	VCCIB3		
K10	GND	M2	IO255NPB6V2	N16	IO116NPB3V0		



	FG484	
Pin Number	A3PE3000 Function	Pin Numb
V15	IO155NDB4V0	¥7
V16	GDB2/IO155PDB4V0	Y8
V17	TDI	Y9
V18	GNDQ	Y10
V19	TDO	Y11
V20	GND	Y12
V21	IO146PDB3V4	Y13
V22	IO142NDB3V3	Y14
W1	IO239NDB6V0	Y15
W2	IO237PDB6V0	Y16
W3	IO230PSB5V4	Y17
W4	GND	Y18
W5	IO232NDB5V4	Y19
W6	GEB2/IO232PDB5V4	Y20
W7	IO231NDB5V4	Y21
W8	IO214NDB5V2	Y22
W9	IO214PDB5V2	
W10	IO200NDB5V0	
W11	IO192NDB4V4	
W12	IO184NDB4V3	
W13	IO184PDB4V3	
W14	IO156NDB4V0	
W15	GDC2/IO156PDB4V0	
W16	IO154NDB4V0	
W17	GDA2/IO154PDB4V0	
W18	TMS	
W19	GND	
W20	IO150NDB3V4	
W21	IO146NDB3V4	
W22	IO148PPB3V4	
Y1	VCCIB6	
Y2	IO237NDB6V0	
Y3	IO228NDB5V4	
Y4	IO224NDB5V3	
Y5	GND	
Y6	IO220NDB5V3	

	FG484				
Pin Number	A3PE3000 Function				
¥7	IO220PDB5V3				
Y8	VCC				
Y9	VCC				
Y10	IO200PDB5V0				
Y11	IO192PDB4V4				
Y12	IO188NPB4V4				
Y13	IO187PSB4V4				
Y14	VCC				
Y15	VCC				
Y16	IO164NDB4V1				
Y17	IO164PDB4V1				
Y18	GND				
Y19	IO158PPB4V0				
Y20	IO150PDB3V4				
Y21	IO148NPB3V4				
Y22	VCCIB3				

🌜 Microsemi.

FG676			FG676		FG676
Pin Number	A3PE1500 Function	Pin Number	A3PE1500 Function	Pin Number	A3PE1500 Function
AD5	IO162PDB5V3	AE15	IO134NDB4V2	AF25	GND
AD6	IO160NDB5V3	AE16	IO133NDB4V2	AF26	GND
AD7	IO161NDB5V3	AE17	IO127NDB4V2	B1	GND
AD8	IO154NDB5V2	AE18	IO130NDB4V2	B2	GND
AD9	IO148PDB5V1	AE19	IO126NDB4V1	B3	GND
AD10	IO151PDB5V2	AE20	IO124NDB4V1	B4	GND
AD11	IO144PDB5V1	AE21	IO120NDB4V1	B5	IO06PDB0V0
AD12	IO140PDB5V0	AE22	IO116PDB4V0	B6	IO04NDB0V0
AD13	IO143PDB5V1	AE23	GDC2/IO113PDB4V0	B7	IO07NDB0V0
AD14	IO141PDB5V0	AE24	GDA2/IO111PDB4V0	B8	IO11NDB0V1
AD15	IO134PDB4V2	AE25	GND	B9	IO10NDB0V1
AD16	IO133PDB4V2	AE26	GND	B10	IO16NDB0V2
AD17	IO127PDB4V2	AF1	GND	B11	IO20NDB0V2
AD18	IO130PDB4V2	AF2	GND	B12	IO24NDB0V3
AD19	IO126PDB4V1	AF3	GND	B13	IO23NDB0V2
AD20	IO124PDB4V1	AF4	GND	B14	IO28NDB0V3
AD21	IO120PDB4V1	AF5	IO158NPB5V2	B15	IO31NDB0V3
AD22	IO114NPB4V0	AF6	IO157NPB5V2	B16	IO32PDB1V0
AD23	TDI	AF7	IO152NPB5V2	B17	IO36PDB1V0
AD24	GNDQ	AF8	IO146NDB5V1	B18	IO37PDB1V0
AD25	GDA0/IO110NDB3V2	AF9	IO146PDB5V1	B19	IO42NPB1V1
AD26	GDA1/IO110PDB3V2	AF10	IO149NDB5V1	B20	IO41NDB1V1
AE1	GND	AF11	IO149PDB5V1	B21	IO44NDB1V1
AE2	GND	AF12	IO145NDB5V1	B22	IO49NDB1V2
AE3	GND	AF13	IO145PDB5V1	B23	IO50NDB1V2
AE4	IO164NDB5V3	AF14	IO136NDB5V0	B24	GBC0/IO55NDB1V3
AE5	IO162NDB5V3	AF15	IO136PDB5V0	B25	GND
AE6	IO158PPB5V2	AF16	IO131NDB4V2	B26	GND
AE7	IO157PPB5V2	AF17	IO131PDB4V2	C1	GND
AE8	IO152PPB5V2	AF18	IO128NDB4V2	C2	GND
AE9	IO148NDB5V1	AF19	IO128PDB4V2	C3	GND
AE10	IO151NDB5V2	AF20	IO122NDB4V1	C4	GND
AE11	IO144NDB5V1	AF21	IO122PDB4V1	C5	GAA2/IO221PDB7V3
AE12	IO140NDB5V0	AF22	IO116NDB4V0	C6	IO04PDB0V0
AE13	IO143NDB5V1	AF23	IO113NDB4V0	C7	IO07PDB0V0
AE14	IO141NDB5V0	AF24	IO111NDB4V0	C8	IO11PDB0V1



Datasheet Information

Revision	Changes	Page
Revision 11 (August 2012)	Added a Note stating "VMV pins must be connected to the corresponding VCCI pins. See the "VMVx I/O Supply Voltage (quiet)" section on page 3-1 for further information." to Table 2-1 • Absolute Maximum Ratings and Table 2-2 • Recommended Operating Conditions ¹ (SAR 38322).	2-1 3-1 2-1
	The drive strength, IOL, and IOH value for 3.3 V GTL and 2.5 V GTL was changed from 25 mA to 20 mA in the following tables (SAR 31924): "Summary of Maximum and Minimum DC Input and Output Levels" table "Summary of I/O Timing Characteristics—Software Default Settings" table "I/O Output Buffer Maximum Resistances ¹ " table "Minimum and Maximum DC Input and Output Levels" table)	2-16 2-19 2-20 2-39
	"Minimum and Maximum DC Input and Output Levels" table Also added note stating "Output drive strength is below JEDEC specification" for Tables 2-17 and 2-19. Additionally, the IOL and IOH values for 3.3 V GTL+ and 2.5 V GTL+ were corrected from 51 to 35 (for 3.3 V GTL+) and from 40 to 33 (for 2.5 V GTL+) in table Table 2-13 (SAR 39714).	2-40
	"Duration of Short Circuit Event Before Failure" table was revised to change the maximum temperature from 110°C to 100°C, with an example of six months instead of three months (SAR 37934).	2-22
	The following sentence was deleted from the "2.5 V LVCMOS" section (SAR 34796): "It uses a 5 V-tolerant input buffer and push-pull output buffer." This change was made in revision 10 and omitted from the change table in error.	2-30
Revision 11 (continued)	Figure 2-11 was updated to match tables in the "Summary of I/O Timing Characteristics – Default I/O Software Settings" section (SAR 34889).	2-38
	In Table 2-81 VIL and VIH were revised so that the maximum is 3.6 V for all listed values of VCCI (SAR 37222).	2-52
	Figure 2-47 and Figure 2-48 are new (SAR 34848).	2-79
	The following sentence was removed from the "VMVx I/O Supply Voltage (quiet)" section in the "Pin Descriptions and Packaging" chapter: "Within the package, the VMV plane is decoupled from the simultaneous switching noise originating from the output buffer VCCI domain" and replaced with "Within the package, the VMV plane biases the input stage of the I/Os in the I/O banks" (SAR 38322). The datasheet mentions that "VMV pins must be connected to the corresponding VCCI pins" for an ESD enhancement.	3-1



Datasheet Information

Revision	Changes	Page
Revision 10 (continued)	"TBD" for 3.3 V LVCMOS Wide Range in Table 2-19 • I/O Output Buffer Maximum Resistances ¹ and Table 2-21 • I/O Short Currents IOSH/IOSL was replaced by "Same as regular 3.3 V LVCMOS" (SAR 33853).	2-20, 2-27
	3.3 V LVCMOS Wide Range information was separated from regular 3.3 V LVCMOS and placed into its own new section, "3.3 V LVCMOS Wide Range". Values of IOSH and IOSL were added in Table 2-29 • Minimum and Maximum DC Input and Output Levels (SAR 33853).	
	The formulas in the table notes for Table 2-20 • I/O Weak Pull-Up/Pull-Down Resistances were corrected (SAR 34755).	2-21
	The AC Loading figures in the "Single-Ended I/O Characteristics" section were updated to match tables in the "Summary of I/O Timing Characteristics – Default I/O Software Settings" section (SAR 34889).	2-24
	The titles and subtitles for Table 2-31 • 3.3 V LVCMOS Wide Range High Slew and Table 2-32 • 3.3 V LVCMOS Wide Range Low Slew were corrected (SAR 37227).	2-28, 2-29
	The following notes were removed from Table 2-78 • LVDS Minimum and Maximum DC Input and Output Levels (SAR 34812): ±5%	2-50
	Differential input voltage = ±350 mV	
	Minimum pulse width High and Low values were added to the tables in the "Global Tree Timing Characteristics" section. The maximum frequency for global clock parameter was removed from these tables because a frequency on the global is only an indication of what the global network can do. There are other limiters such as the SRAM, I/Os, and PLL. SmartTime software should be used to determine the design frequency (SAR 36957).	2-68
	A note was added to Table 2-98 • ProASIC3E CCC/PLL Specification indicating that when the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available (SAR 34824).	2-70
	The following figures were deleted. Reference was made to a new application note, <i>Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs</i> , which covers these cases in detail (SAR 34872).	2-74, 2-75, 2-79,
	Figure 2-44 • Write Access after Write onto Same Address	2-82
	Figure 2-45 • Read Access after Write onto Same Address	
	Figure 2-46 • Write Access after Read onto Same Address	
	The port names in the SRAM "Timing Waveforms", SRAM "Timing Characteristics" tables, Figure 2-49 • FIFO Reset, and the FIFO "Timing Characteristics" tables were revised to ensure consistency with the software names (SAR 35750).	
	The "Pin Descriptions and Packaging" chapter is new (SAR 34771).	3-1
	Package names used in the "Package Pin Assignments" section were revised to match standards given in <i>Package Mechanical Drawings</i> (SAR 34771).	4-1
	Pin E6 for the FG256 package was corrected from VvB0 to VCCIB0 (SARs 30364, 31597, 26243).	4-9
July 2010	The versioning system for datasheets has been changed. Datasheets are assigned a revision number that increments each time the datasheet is revised. The "ProASIC3E Device Status" table on page II indicates the status for each device in the device family.	N/A



Revision	Changes	Page
Revision 9 (Aug 2009)	All references to speed grade –F have been removed from this document.	N/A
Product Brief v1.2		
	The "Pro I/Os with Advanced I/O Standards" section was revised to add definitions of hot-swap and cold-sparing.	1-6
DC and Switching Characteristics v1.3	3.3 V LVCMOS and 1.2 V LVCMOS Wide Range support was added to the datasheet. This affects all tables that contained 3.3 V LVCMOS and 1.2 V LVCMOS data.	N/A
	IIL and IIH input leakage current information was added to all "Minimum and Maximum DC Input and Output Levels" tables.	N/A
	-F was removed from the datasheet. The speed grade is no longer supported.	N/A
	In the Table 2-2 • Recommended Operating Conditions ¹ "3.0 V DC supply voltage" and note 4 are new.	2-2
	The Table 2-4 • Overshoot and Undershoot Limits ¹ table was updated.	2-3
	The Table 2-6 • Temperature and Voltage Derating Factors for Timing Delays table was updated.	2-5
	There are new parameters and data was updated in the Table 2-99 • RAM4K9 table.	2-76
	There are new parameters and data was updated in the Table 2-100 • RAM512X18 table.	2-77
Revision 8 (Feb 2008)	Table 1-2 • ProASIC3E FPGAs Package Sizes Dimensions is new.	1-II
Product Brief v1.1		
Revision 7 (Jun 2008) DC and Switching Characteristics v1.2	The title of Table 2-4 • Overshoot and Undershoot Limits ¹ was modified to remove "as measured on quiet I/Os." Table note 2 was revised to remove "estimated SSO density over cycles." Table note 3 was deleted.	2-3
	Table 2-78 • LVDS Minimum and Maximum DC Input and Output Levels was updated.	2-50
Revision 6 (Jun 2008)	The A3PE600 "FG484" table was missing G22. The pin and its function were added to the table.	4-27
Revision 5 (Jun 2008) Packaging v1.4	The naming conventions changed for the following pins in the "FG484" for the A3PE600:	4-22
	Pin Number New Function Name	
	J19 IO45PPB2V1	
	K20 IO45NPB2V1	
	M2 IO114NPB6V1	
	N1 IO114PPB6V1	
	N4 GFC2/IO115PPB6V1	
	P3 IO115NPB6V1	
Revision 4 (Apr 2008) Product Brief v1.0	The product brief portion of the datasheet was divided into two sections and given a version number, starting at v1.0. The first section of the document includes features, benefits, ordering information, and temperature and speed grade offerings. The second section is a device family overview.	N/A
Packaging v1.3	The "FG324" package diagram was replaced.	4-12



Revision	Changes	Page
Advance v0.3		
(continued)	The A3PE3000 "208-Pin PQFP" pin table was updated.	4-6



Datasheet Categories

Categories

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device, as highlighted in the "ProASIC3E Device Status" table on page II, is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

Advance

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

Preliminary

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

Production

This version contains information that is considered to be final.

Export Administration Regulations (EAR)

The products described in this document are subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

Safety Critical, Life Support, and High-Reliability Applications Policy

The products described in this advance status document may not have completed the Microsemi qualification process. Products may be amended or enhanced during the product introduction and qualification process, resulting in changes in device functionality or performance. It is the responsibility of each customer to ensure the fitness of any product (but especially a new product) for a particular purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications. Consult the Microsemi SoC Products Group Terms and Conditions for specific liability exclusions relating to life-support applications. A reliability report covering all of the SoC Products Group's products is available at *Microsemi SoC Reliability Report*. Microsemi also offers a variety of enhanced qualification and lot acceptance screening procedures. Contact your local sales office for additional reliability information.