



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	276480
Number of I/O	147
Number of Gates	1500000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a3pe1500-pqg208

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

ProASIC3E Device Family Overview	
General Description	
ProASIC3E DC and Switching Characteristics	
General Specifications	
Calculating Power Dissipation	
User I/O Characteristics	
VersaTile Characteristics	
Global Resource Characteristics	
Clock Conditioning Circuits	2-70
Embedded SRAM and FIFO Characteristics	2-72
Din Deparintions and Depleasing	
Pin Descriptions and Packaging	
Supply Pins	
User-Defined Supply Pins	
User Pins	
JTAG Pins	
Special Function Pins	
Packaging	
Related Documents	3-4
Package Pin Assignments	
PQ208	
FG256	
FG324	4-12
FG484	
FG676	
FG896	4-40
Datasheet Information	
List of Changes	5-1
Datasheet Categories	
Safety Critical. Life Support, and High-Reliability Applications Policy	

Revision 15

Table 2-8 • Summary of I/O Input Buffer Power (per pin) - Default I/O Software Settings (continued)

	VMV (V)	Static Power PDC2 (mW) ¹	Dynamic Power PAC9 (µW/MHz) ²
HSTL (I)	1.5	0.17	2.03
HSTL (II)	1.5	0.17	2.03
SSTL2 (I)	2.5	1.38	4.48
SSTL2 (II)	2.5	1.38	4.48
SSTL3 (I)	3.3	3.21	9.26
SSTL3 (II)	3.3	3.21	9.26
Differential			
LVDS/B-LVDS/M-LVDS	2.5	2.26	1.50
LVPECL	3.3	5.71	2.17

Notes:

- 1. PDC2 is the static power (where applicable) measured on VMV.
- 2. PAC9 is the total dynamic power measured on VCC and VMV.
- 3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8b specification.

Table 2-9 • Summary of I/O Output Buffer Power (per pin) - Default I/O Software Settings ¹

	C _{LOAD} (pF)	VCCI (V)	Static Power PDC3 (mW) ²	Dynamic Power PAC10 (μW/MHz) ³
Single-Ended			1	
3.3 V LVTTL/LVCMOS	35	3.3	_	474.70
3.3 V LVTTL/LVCMOS Wide Range ⁴	35	3.3	_	474.70
2.5 V LVCMOS	35	2.5	_	270.73
1.8 V LVCMOS	35	1.8	_	151.78
1.5 V LVCMOS (JESD8-11)	35	1.5	_	104.55
3.3 V PCI	10	3.3	_	204.61
3.3 V PCI-X	10	3.3	_	204.61
Voltage-Referenced			•	
3.3 V GTL	10	3.3	-	24.08
2.5 V GTL	10	2.5	-	13.52
3.3 V GTL+	10	3.3	-	24.10
2.5 V GTL+	10	2.5	-	13.54
HSTL (I)	20	1.5	7.08	26.22
HSTL (II)	20	1.5	13.88	27.22
SSTL2 (I)	30	2.5	16.69	105.56
SSTL2 (II)	30	2.5	25.91	116.60

Notes:

- 1. Dynamic power consumption is given for standard load and software default drive strength and output slew.
- 2. PDC3 is the static power (where applicable) measured on VCCI.
- 3. PAC10 is the total dynamic power measured on VCC and VCCI.
- 4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.

Revision 15 2-7

Power Calculation Methodology

This section describes a simplified method to estimate power consumption of an application. For more accurate and detailed power estimations, use the SmartPower tool in the Libero SoC software.

The power calculation methodology described below uses the following variables:

- · The number of PLLs as well as the number and the frequency of each output clock generated
- · The number of combinatorial and sequential cells used in the design
- · The internal clock frequencies
- · The number and the standard of I/O pins used in the design
- The number of RAM blocks used in the design
- Toggle rates of I/O pins as well as VersaTiles—guidelines are provided in Table 2-11 on page 2-11.
- Enable rates of output buffers—guidelines are provided for typical applications in Table 2-12 on page 2-11.
- Read rate and write rate to the memory—guidelines are provided for typical applications in Table 2-12 on page 2-11. The calculation should be repeated for each clock domain defined in the design.

Methodology

Total Power Consumption—P_{TOTAL}

 $P_{TOTAL} = P_{STAT} + P_{DYN}$

P_{STAT} is the total static power consumption.

P_{DYN} is the total dynamic power consumption.

Total Static Power Consumption—P_{STAT}

P_{STAT} = PDC1 + N_{INPUTS} * PDC2 + N_{OUTPUTS} * PDC3

N_{INPUTS} is the number of I/O input buffers used in the design.

N_{OUTPUTS} is the number of I/O output buffers used in the design.

Total Dynamic Power Consumption—P_{DYN}

Global Clock Contribution—P_{CLOCK}

```
P<sub>CLOCK</sub> = (PAC1 + N<sub>SPINE</sub> * PAC2 + N<sub>ROW</sub> * PAC3 + N<sub>S-CELL</sub> * PAC4) * F<sub>CLK</sub>
```

N_{SPINE} is the number of global spines used in the user design—guidelines are provided in the "Spine Architecture" section of the Global Resources chapter in the *ProASIC3E FPGA Fabric User's Guide*.

N_{ROW} is the number of VersaTile rows used in the design—guidelines are provided in the "Spine Architecture" section of the Global Resources chapter in the *ProASIC3E FPGA Fabric User's Guide*.

F_{CLK} is the global clock signal frequency.

N_{S-CELL} is the number of VersaTiles used as sequential modules in the design.

PAC1, PAC2, PAC3, and PAC4 are device-dependent.

Sequential Cells Contribution—P_{S-CELL}

```
P_{S-CELL} = N_{S-CELL} * (PAC5 + \alpha_1 / 2 * PAC6) * F_{CLK}
```

 $N_{S\text{-}CELL}$ is the number of VersaTiles used as sequential modules in the design. When a multi-tile sequential cell is used, it should be accounted for as 1.

 α_1 is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-11 on page 2-11.

F_{CLK} is the global clock signal frequency.

Revision 15 2-9

Combinatorial Cells Contribution—P_{C-CELL}

 $P_{C-CELL} = N_{C-CELL} * \alpha_1 / 2 * PAC7 * F_{CLK}$

N_{C-CFLL} is the number of VersaTiles used as combinatorial modules in the design.

 α_1 is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-11 on page 2-11.

F_{CLK} is the global clock signal frequency.

Routing Net Contribution—P_{NET}

 $P_{NET} = (N_{S-CELL} + N_{C-CELL}) * \alpha_1 / 2 * PAC8 * F_{CLK}$

N_{S-CELL} is the number of VersaTiles used as sequential modules in the design.

N_{C-CELL} is the number of VersaTiles used as combinatorial modules in the design.

 α_1 is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-11 on page 2-11.

F_{CLK} is the global clock signal frequency.

I/O Input Buffer Contribution—PINPUTS

 $P_{INPUTS} = N_{INPUTS} * \alpha_2 / 2 * PAC9 * F_{CLK}$

N_{INPUTS} is the number of I/O input buffers used in the design.

 α_2 is the I/O buffer toggle rate—guidelines are provided in Table 2-11 on page 2-11.

F_{CLK} is the global clock signal frequency.

I/O Output Buffer Contribution—POUTPUTS

 $P_{OUTPUTS} = N_{OUTPUTS} * \alpha_2 / 2 * \beta_1 * PAC10 * F_{CLK}$

 $N_{\mbox{OUTPUTS}}$ is the number of I/O output buffers used in the design.

 α_2 is the I/O buffer toggle rate—guidelines are provided in Table 2-11 on page 2-11.

 β_1 is the I/O buffer enable rate—guidelines are provided in Table 2-12 on page 2-11.

F_{CLK} is the global clock signal frequency.

RAM Contribution—P_{MEMORY}

 $\mathsf{P}_{\mathsf{MEMORY}} = \mathsf{PAC11} * \mathsf{N}_{\mathsf{BLOCKS}} * \mathsf{F}_{\mathsf{READ\text{-}CLOCK}} * \beta_2 + \mathsf{PAC12} * \mathsf{N}_{\mathsf{BLOCK}} * \mathsf{F}_{\mathsf{WRITE\text{-}CLOCK}} * \beta_3$

N_{BLOCKS} is the number of RAM blocks used in the design.

F_{READ-CLOCK} is the memory read clock frequency.

 β_2 is the RAM enable rate for read operations—guidelines are provided in Table 2-12 on page 2-11.

F_{WRITE-CLOCK} is the memory write clock frequency.

 β_3 is the RAM enable rate for write operations—guidelines are provided in Table 2-12 on page 2-11.

PLL Contribution—P_{PLL}

P_{PLL} = PAC13 + PAC14 * F_{CLKOUT}

F_{CLKOUT} is the output clock frequency.¹

2-10 Revision 15

^{1.} The PLL dynamic contribution depends on the input clock frequency, the number of output clock signals generated by the PLL, and the frequency of each output clock. If a PLL is used to generate more than one output clock, include each output clock in the formula by adding its corresponding contribution (PAC14 * F_{CLKOUT} product) to the total PLL contribution.

User I/O Characteristics

Timing Model




Figure 2-2 • Timing Model
Operating Conditions: –2 Speed, Commercial Temperature Range (T_J = 70°C), Worst-Case
VCC = 1.425 V

2-12 Revision 15

Single-Ended I/O Characteristics

3.3 V LVTTL / 3.3 V LVCMOS

Low-Voltage Transistor-Transistor Logic is a general-purpose standard (EIA/JESD) for 3.3 V applications. It uses an LVTTL input buffer and push-pull output buffer. The 3.3 V LVCMOS standard is supported as part of the 3.3 V LVTTL support.

Table 2-25 • Minimum and Maximum DC Input and Output Levels

3.3 V LVTTL / 3.3 V LVCMOS	V	ΊL	v	IH	VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL ¹	IIH ²
Drive Strength	Min. V	Max. V	Min., V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μ Α ⁴	μ Α ⁴
2 mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	27	25	10	10
4 mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	27	25	10	10
6 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	54	51	10	10
8 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	54	51	10	10
12 mA	-0.3	0.8	2	3.6	0.4	2.4	12	12	109	103	10	10
16 mA	-0.3	0.8	2	3.6	0.4	2.4	16	16	127	132	10	10
24 mA	-0.3	0.8	2	3.6	0.4	2.4	24	24	181	268	10	10

Notes:

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V< VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN< VCCI. Input current is larger when operating outside recommended ranges.
- 3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.




Figure 2-6 • AC Loading

Table 2-26 • 3.3 V LVTTL / 3.3 V LVCMOS AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	C _{LOAD} (pF)
0	3.3	1.4	_	35

Note: *Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points.

2-24 Revision 15

Timing Characteristics

Table 2-31 • 3.3 V LVCMOS Wide Range High Slew
Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V

Drive Strength	Equivalent Software Default Drive Strength Option ¹	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t_{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zhs}	Units
100 μΑ	4 mA	Std.	0.66	12.19	0.04	1.83	2.38	0.43	12.19	10.17	4.16	4.00	15.58	13.57	ns
		-1	0.56	10.37	0.04	1.55	2.02	0.36	10.37	8.66	3.54	3.41	13.26	11.54	ns
		-2	0.49	9.10	0.03	1.36	1.78	0.32	9.10	7.60	3.11	2.99	11.64	10.13	ns
100 μΑ	8 mA	Std.	0.66	7.85	0.04	1.83	2.38	0.43	7.85	6.29	4.71	4.97	11.24	9.68	ns
		-1	0.56	6.68	0.04	1.55	2.02	0.36	6.68	5.35	4.01	4.22	9.57	8.24	ns
		-2	0.49	5.86	0.03	1.36	1.78	0.32	5.86	4.70	3.52	3.71	8.40	7.23	ns
100 μΑ	12 mA	Std.	0.66	5.67	0.04	1.83	2.38	0.43	5.67	4.36	5.06	5.59	9.07	7.75	ns
		–1	0.56	4.82	0.04	1.55	2.02	0.36	4.82	3.71	4.31	4.75	7.71	6.59	ns
		-2	0.49	4.24	0.03	1.36	1.78	0.32	4.24	3.25	3.78	4.17	6.77	5.79	ns
100 μΑ	16 mA	Std.	0.66	5.35	0.04	1.83	2.38	0.43	5.35	3.96	5.15	5.76	8.75	7.35	ns
		– 1	0.56	4.55	0.04	1.55	2.02	0.36	4.55	3.36	4.38	4.90	7.44	6.25	ns
		-2	0.49	4.00	0.03	1.36	1.78	0.32	4.00	2.95	3.85	4.30	6.53	5.49	ns
100 μΑ	24 mA	Std.	0.66	4.96	0.04	1.83	2.38	0.43	4.96	3.27	5.23	6.38	8.35	6.67	ns
		– 1	0.56	4.22	0.04	1.55	2.02	0.36	4.22	2.78	4.45	5.43	7.11	5.67	ns
		-2	0.49	3.70	0.03	1.36	1.78	0.32	3.70	2.44	3.91	4.76	6.24	4.98	ns

Notes:

- 1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is $\pm 100~\mu A$. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 2. Software default selection highlighted in gray.
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.

2-28 Revision 15

3.3 V PCI, 3.3 V PCI-X

Peripheral Component Interface for 3.3 V standard specifies support for 33 MHz and 66 MHz PCI Bus applications.

Table 2-45 • Minimum and Maximum DC Input and Output Levels

3.3 V PCI/PCI-X	٧	ΊL	٧	IH	VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL ¹	IIH ²
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μ Α ⁴	μ Α ⁴
Per PCI specification					Per PCI	curves					10	10

Notes:

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V< VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN< VCCI. Input current is larger when operating outside recommended ranges.
- 3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.

AC loadings are defined per the PCI/PCI-X specifications for the datapath; Microsemi loadings for enable path characterization are described in Figure 2-11.




Figure 2-11 • AC Loading

AC loadings are defined per PCI/PCI-X specifications for the datapath; Microsemi loading for tristate is described in Table 2-46.

Table 2-46 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	C _{LOAD} (pF)
0	3.3	0.285 * VCCI for t _{DP(R)}	_	10
		0.615 * VCCI for t _{DP(F)}		

*Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points. Note:

Timing Characteristics

Table 2-47 • 3.3 V PCI/PCI-X

Commercial-Case Conditions: $T_J = 70$ °C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
Std.	0.66	2.81	0.04	1.05	1.67	0.43	2.86	2.00	3.28	3.61	5.09	4.23	ns
-1	0.56	2.39	0.04	0.89	1.42	0.36	2.43	1.70	2.79	3.07	4.33	3.60	ns
-2	0.49	2.09	0.03	0.78	1.25	0.32	2.13	1.49	2.45	2.70	3.80	3.16	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.

2-38 Revision 15

SSTL2 Class II

Stub-Speed Terminated Logic for 2.5 V memory bus standard (JESD8-9). ProASIC3E devices support Class II. This provides a differential amplifier input buffer and a push-pull output buffer.

Table 2-69 • Minimum and Maximum DC Input and Output Levels

SSTL2 Class II		VIL	VIH		VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL	IIH
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ¹	Max. mA ¹	μA ²	μΑ ²
18 mA	-0.3	VREF - 0.2	VREF + 0.2	3.6	0.35	VCCI - 0.43	18	18	124	169	10	10

Notes:

- 1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 2. Currents are measured at 85°C junction temperature.




Figure 2-19 • AC Loading

Table 2-70 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	VTT (typ.) (V)	C _{LOAD} (pF)
VREF - 0.2	VREF + 0.2	1.25	1.25	1.25	30

Note: *Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points.

Timing Characteristics

Table 2-71 • SSTL 2 Class II

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V, VREF = 1.25 V

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
Std.	0.66	0.66	2.17	0.04	1.33	0.43	2.21	1.77			4.44	ns
-1	0.56	0.56	1.84	0.04	1.14	0.36	1.88	1.51			3.78	ns
-2	0.49	0.49	1.62	0.03	1.00	0.32	1.65	1.32			3.32	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.

2-46 Revision 15

Differential I/O Characteristics

Physical Implementation

Configuration of the I/O modules as a differential pair is handled by the Designer software when the user instantiates a differential I/O macro in the design.

Differential I/Os can also be used in conjunction with the embedded Input Register (InReg), Output Register (OutReg), Enable Register (EnReg), and DDR. However, there is no support for bidirectional I/Os or tristates with the LVPECL standards.

LVDS

Low-Voltage Differential Signaling (ANSI/TIA/EIA-644) is a high-speed, differential I/O standard. It requires that one data bit be carried through two signal lines, so two pins are needed. It also requires external resistor termination.

The full implementation of the LVDS transmitter and receiver is shown in an example in Figure 2-22. The building blocks of the LVDS transmitter-receiver are one transmitter macro, one receiver macro, three board resistors at the transmitter end, and one resistor at the receiver end. The values for the three driver resistors are different from those used in the LVPECL implementation because the output standard specifications are different.

Along with LVDS I/O, ProASIC3E also supports Bus LVDS structure and Multipoint LVDS (M-LVDS) configuration (up to 40 nodes).




Figure 2-22 • LVDS Circuit Diagram and Board-Level Implementation

Revision 15 2-49

VersaTile Characteristics

VersaTile Specifications as a Combinatorial Module

The ProASIC3E library offers all combinations of LUT-3 combinatorial functions. In this section, timing characteristics are presented for a sample of the library. For more details, refer to the *Fusion, IGLOO®/e, and ProASIC3/E Macro Library Guide*.




Figure 2-34 • Sample of Combinatorial Cells

2-64 Revision 15

Global Resource Characteristics

A3PE600 Clock Tree Topology

Clock delays are device-specific. Figure 2-38 is an example of a global tree used for clock routing. The global tree presented in Figure 2-38 is driven by a CCC located on the west side of the A3PE600 device. It is used to drive all D-flip-flops in the device.




Figure 2-38 • Example of Global Tree Use in an A3PE600 Device for Clock Routing

Global Tree Timing Characteristics

Global clock delays include the central rib delay, the spine delay, and the row delay. Delays do not include I/O input buffer clock delays, as these are I/O standard–dependent, and the clock may be driven and conditioned internally by the CCC module. For more details on clock conditioning capabilities, refer to the "Clock Conditioning Circuits" section on page 2-70. Table 2-95 on page 2-69, Table 2-96 on page 2-69, and Table 2-97 on page 2-69 present minimum and maximum global clock delays within the device. Minimum and maximum delays are measured with minimum and maximum loading.

2-68 Revision 15



3 - Pin Descriptions and Packaging

Supply Pins

GND Ground

Ground supply voltage to the core, I/O outputs, and I/O logic.

GNDQ Ground (quiet)

Quiet ground supply voltage to input buffers of I/O banks. Within the package, the GNDQ plane is decoupled from the simultaneous switching noise originated from the output buffer ground domain. This minimizes the noise transfer within the package and improves input signal integrity. GNDQ must always be connected to GND on the board.

VCC Core Supply Voltage

Supply voltage to the FPGA core, nominally 1.5 V. VCC is required for powering the JTAG state machine in addition to VJTAG. Even when a device is in bypass mode in a JTAG chain of interconnected devices, both VCC and VJTAG must remain powered to allow JTAG signals to pass through the device.

VCCIBx I/O Supply Voltage

Supply voltage to the bank's I/O output buffers and I/O logic. Bx is the I/O bank number. There are up to eight I/O banks on low power flash devices plus a dedicated VJTAG bank. Each bank can have a separate VCCI connection. All I/Os in a bank will run off the same VCCIBx supply. VCCI can be $1.5 \, \text{V}$, $1.8 \, \text{V}$, $2.5 \, \text{V}$, or $3.3 \, \text{V}$, nominal voltage. In general, unused I/O banks should have their corresponding VCCIX pins tied to GND. If an output pad is terminated to ground through any resistor and if the corresponding VCCIX is left floating, then the leakage current to ground is $\sim 0 \, \text{UA}$. However, if an output pad is terminated to ground through any resistor and the corresponding VCCIX grounded, then the leakage current to ground is $\sim 3 \, \text{UA}$. For unused banks the aforementioned behavior is to be taken into account while deciding if it's better to float VCCIX of unused bank or tie it to GND.

VMVx I/O Supply Voltage (quiet)

Quiet supply voltage to the input buffers of each I/O bank. *x* is the bank number. Within the package, the VMV plane biases the input stage of the I/Os in the I/O banks. This minimizes the noise transfer within the package and improves input signal integrity. Each bank must have at least one VMV connection, and no VMV should be left unconnected. All I/Os in a bank run off the same VMVx supply. VMV is used to provide a quiet supply voltage to the input buffers of each I/O bank. VMVx can be 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VMV pins tied to GND. VMV and VCCI should be at the same voltage within a given I/O bank. Used VMV pins must be connected to the corresponding VCCI pins of the same bank (i.e., VMV0 to VCCIB0, VMV1 to VCCIB1, etc.).

VCCPLA/B/C/D/E/F PLL Supply Voltage

Supply voltage to analog PLL, nominally 1.5 V.

When the PLLs are not used, the place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground. Microsemi recommends tying VCCPLx to VCC and using proper filtering circuits to decouple VCC noise from the PLLs. Refer to the PLL Power Supply Decoupling section of the "Clock Conditioning Circuits in Low Power Flash Devices and Mixed Signal FPGAs" chapter of the *ProASIC3E FPGA Fabric User's Guide* for a complete board solution for the PLL analog power supply and ground.

There are six VCCPLX pins on ProASIC3E devices.

VCOMPLA/B/C/D/E/F PLL Ground

Ground to analog PLL power supplies. When the PLLs are not used, the place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground.

There are six VCOMPL pins (PLL ground) on ProASIC3E devices.

Revision 15 3-1



Pin Descriptions and Packaging

Special Function Pins

NC No Connect

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

DC Do Not Connect

This pin should not be connected to any signals on the PCB. These pins should be left unconnected.

Packaging

Semiconductor technology is constantly shrinking in size while growing in capability and functional integration. To enable next-generation silicon technologies, semiconductor packages have also evolved to provide improved performance and flexibility.

Microsemi consistently delivers packages that provide the necessary mechanical and environmental protection to ensure consistent reliability and performance. Microsemi IC packaging technology efficiently supports high-density FPGAs with large-pin-count Ball Grid Arrays (BGAs), but is also flexible enough to accommodate stringent form factor requirements for Chip Scale Packaging (CSP). In addition, Microsemi offers a variety of packages designed to meet your most demanding application and economic requirements for today's embedded and mobile systems.

Related Documents

User's Guides

ProASIC3E FPGA Fabric User's Guide

http://www.microsemi.com/document-portal/doc_download/130883-proasic3e-fpga-fabric-user-s-quide

Packaging

The following documents provide packaging information and device selection for low power flash devices.

Product Catalog

http://www.microsemi.com/soc/documents/ProdCat_PIB.pdf

Lists devices currently recommended for new designs and the packages available for each member of the family. Use this document or the datasheet tables to determine the best package for your design, and which package drawing to use.

Package Mechanical Drawings

http://www.microsemi.com/document-portal/doc_download/131095-package-mechanical-drawings

This document contains the package mechanical drawings for all packages currently or previously supplied by Microsemi. Use the bookmarks to navigate to the package mechanical drawings.

Additional packaging materials: http://www.microsemi.com/products/fpga-soc/solutions.

3-4 Revision 15



	FG324
Pin Number	A3PE3000 FBGA
G1	GND
G2	IO287PDB7V1
G3	IO287NDB7V1
G4	IO283PPB7V1
G5	VCCIB7
G6	IO279PDB7V0
G7	IO291NPB7V2
G8	VCC
G9	IO26NDB0V3
G10	IO34NDB0V4
G11	VCC
G12	IO94NPB2V1
G13	IO98PDB2V2
G14	VCCIB2
G15	GCC0/IO112NPB2V3
G16	IO104PDB2V2
G17	IO104NDB2V2
G18	GND
H1	IO267PDB6V4
H2	VCCIB7
НЗ	IO283NPB7V1
H4	GFB1/IO274PPB7V0
H5	GND
H6	IO279NDB7V0
H7	VCC
H8	VCC
H9	GND
H10	GND
H11	VCC
H12	VCC
H13	IO98NDB2V2
H14	GND
H15	GCB1/IO113PDB2V3
H16	GCC1/IO112PPB2V3
H17	VCCIB2
H18	IO108PDB2V3

E0204			
	FG324		
Pin Number	A3PE3000 FBGA		
J1	IO267NDB6V4		
J2	GFA0/IO273NDB6V4		
J3	VCOMPLF		
J4	GFA2/IO272PDB6V4		
J5	GFB0/IO274NPB7V0		
J6	GFC0/IO275NDB7V0		
J7	GFC1/IO275PDB7V0		
J8	GND		
J9	GND		
J10	GND		
J11	GND		
J12	GCA2/IO115PDB3V0		
J13	GCA1/IO114PDB3V0		
J14	GCA0/IO114NDB3V0		
J15	GCB0/IO113NDB2V3		
J16	VCOMPLC		
J17	IO120NPB3V0		
J18	IO108NDB2V3		
K1	IO263PDB6V3		
K2	GFA1/IO273PDB6V4		
K3	VCCPLF		
K4	IO272NDB6V4		
K5	GFC2/IO270PPB6V4		
K6	GFB2/IO271PDB6V4		
K7	IO271NDB6V4		
K8	GND		
K9	GND		
K10	GND		
K11	GND		
K12	IO115NDB3V0		
K13	GCB2/IO116PDB3V0		
K14	IO116NDB3V0		
K15	GCC2/IO117PDB3V0		
K16	VCCPLC		
K17	IO124NPB3V1		
K18	IO120PPB3V0		

50004			
	FG324		
Pin Number	A3PE3000 FBGA		
L1	IO263NDB6V3		
L2	VCCIB6		
L3	IO259PDB6V3		
L4	IO259NDB6V3		
L5	GND		
L6	IO270NPB6V4		
L7	VCC		
L8	VCC		
L9	GND		
L10	GND		
L11	VCC		
L12	VCC		
L13	IO132PDB3V2		
L14	GND		
L15	IO117NDB3V0		
L16	IO128NPB3V1		
L17	VCCIB3		
L18	IO124PPB3V1		
M1	GND		
M2	IO255PDB6V2		
M3	IO255NDB6V2		
M4	IO251PPB6V2		
M5	VCCIB6		
M6	GEB0/IO235NDB6V0		
M7	GEB1/IO235PDB6V0		
M8	VCC		
M9	IO192PPB4V4		
M10	IO154NPB4V0		
M11	VCC		
M12	GDA0/IO153NPB3V4		
M13	IO132NDB3V2		
M14	VCCIB3		
M15	IO134NDB3V2		
M16	IO134PDB3V2		
M17	IO128PPB3V1		
M18	GND		

4-14 Revision 15



FG484				
Pin Number	A3PE1500 Function			
V15	IO112NDB4V0			
V15	GDB2/IO112PDB4V0			
V17	TDI			
V17	GNDQ			
V10	TDO			
V20	GND			
V21	NC			
V21	IO105NDB3V2			
W1	NC			
W2	NC NC			
W3	NC NC			
W4	GND			
W5	IO165NDB5V3			
W6	GEB2/IO165PDB5V3			
W7	IO164NDB5V3			
W8	IO153NDB5V2			
W9	IO153PDB5V2			
W10	IO147NDB5V1			
W11	IO133NDB4V2			
W12	IO130NDB4V2			
W13	IO130PDB4V2			
W14	IO113NDB4V0			
W15	GDC2/IO113PDB4V0			
W16	IO111NDB4V0			
W17	GDA2/IO111PDB4V0			
W18	TMS			
W19	GND			
W20	NC			
W21	NC			
W22	NC			
Y1	VCCIB6			
Y2	NC			
Y3	NC			
Y4	IO161NDB5V3			
Y5	GND			
Y6	IO163NDB5V3			

FG484			
Pin Number	A3PE1500 Function		
Y7	IO163PDB5V3		
Y8	VCC		
Y9	VCC		
Y10	IO147PDB5V1		
Y11	IO133PDB4V2		
Y12	IO131NPB4V2		
Y13	NC		
Y14	VCC		
Y15	VCC		
Y16	NC		
Y17	NC		
Y18	GND		
Y19	NC		
Y20	NC		
Y21	NC		
Y22	VCCIB3		

4-26 Revision 15



FG676				
Pin Number	A3PE1500 Function			
AD5	IO162PDB5V3			
AD6	IO160NDB5V3			
AD7	IO161NDB5V3			
AD8	IO154NDB5V2			
AD9	IO148PDB5V1			
AD10	IO151PDB5V2			
AD11	IO144PDB5V1			
AD12	IO140PDB5V0			
AD13	IO143PDB5V1			
AD14	IO141PDB5V0			
AD15	IO134PDB4V2			
AD16	IO133PDB4V2			
AD17	IO127PDB4V2			
AD18	IO130PDB4V2			
AD19	IO126PDB4V1			
AD20	IO124PDB4V1			
AD21	IO120PDB4V1			
AD22	IO114NPB4V0			
AD23	TDI			
AD24	GNDQ			
AD25	GDA0/IO110NDB3V2			
AD26	GDA1/IO110PDB3V2			
AE1	GND			
AE2	GND			
AE3	GND			
AE4	IO164NDB5V3			
AE5	IO162NDB5V3			
AE6	IO158PPB5V2			
AE7	IO157PPB5V2			
AE8	IO152PPB5V2			
AE9	IO148NDB5V1			
AE10	IO151NDB5V2			
AE11	IO144NDB5V1			
AE12	IO140NDB5V0			
AE13	IO143NDB5V1			
AE14	IO141NDB5V0			

	FG676		
Pin Number	A3PE1500 Function		
AE15	IO134NDB4V2		
AE16	IO133NDB4V2		
AE17	IO127NDB4V2		
AE18	IO130NDB4V2		
AE19	IO126NDB4V1		
AE20	IO124NDB4V1		
AE21	IO120NDB4V1		
AE22	IO116PDB4V0		
AE23	GDC2/IO113PDB4V0		
AE24	GDA2/IO111PDB4V0		
AE25	GND		
AE26	GND		
AF1	GND		
AF2	GND		
AF3	GND		
AF4	GND		
AF5	IO158NPB5V2		
AF6	IO157NPB5V2		
AF7	IO152NPB5V2		
AF8	IO146NDB5V1		
AF9	IO146PDB5V1		
AF10	IO149NDB5V1		
AF11	IO149PDB5V1		
AF12	IO145NDB5V1		
AF13	IO145PDB5V1		
AF14	IO136NDB5V0		
AF15	IO136PDB5V0		
AF16	IO131NDB4V2		
AF17	IO131PDB4V2		
AF18	IO128NDB4V2		
AF19	IO128PDB4V2		
AF20	IO122NDB4V1		
AF21	IO122PDB4V1		
AF22	IO116NDB4V0		
AF23	IO113NDB4V0		
AF24	IO111NDB4V0		

EC676			
	FG676		
Pin Number	A3PE1500 Function		
AF25	GND		
AF26	GND		
B1	GND		
B2	GND		
B3	GND		
B4	GND		
B5	IO06PDB0V0		
B6	IO04NDB0V0		
B7	IO07NDB0V0		
B8	IO11NDB0V1		
B9	IO10NDB0V1		
B10	IO16NDB0V2		
B11	IO20NDB0V2		
B12	IO24NDB0V3		
B13	IO23NDB0V2		
B14	IO28NDB0V3		
B15	IO31NDB0V3		
B16	IO32PDB1V0		
B17	IO36PDB1V0		
B18	IO37PDB1V0		
B19	IO42NPB1V1		
B20	IO41NDB1V1		
B21	IO44NDB1V1		
B22	IO49NDB1V2		
B23	IO50NDB1V2		
B24	GBC0/IO55NDB1V3		
B25	GND		
B26	GND		
C1	GND		
C2	GND		
C3	GND		
C4	GND		
C5	GAA2/IO221PDB7V3		
C6	IO04PDB0V0		
C7	IO07PDB0V0		
C8	IO11PDB0V1		

4-34 Revision 15



FG676				
Pin Number	A3PE1500 Function			
C9	IO10PDB0V1			
C10	IO16PDB0V2			
C11	IO20PDB0V2			
C12	IO24PDB0V3			
C13	IO23PDB0V2			
C14	IO28PDB0V3			
C15	IO31PDB0V3			
C16	IO32NDB1V0			
C17	IO36NDB1V0			
C18	IO37NDB1V0			
C19	IO45NDB1V1			
C20	IO42PPB1V1			
C21	IO46NPB1V1			
C22	IO48NPB1V2			
C23	GBB0/IO56NPB1V3			
C24	VMV1			
C25	GBC2/IO60PDB2V0			
C26	IO60NDB2V0			
D1	IO218NDB7V3			
D2	IO218PDB7V3			
D3	GND			
D4	VMV7			
D5	IO221NDB7V3			
D6	GAC0/IO02NDB0V0			
D7	GAC1/IO02PDB0V0			
D8	IO05NDB0V0			
D9	IO08PDB0V1			
D10	IO12NDB0V1			
D11	IO18NDB0V2			
D12	IO17NDB0V2			
D13	IO25NDB0V3			
D14	IO29NDB0V3			
D15	IO33NDB1V0			
D16	IO40PDB1V1			
D17	IO43NDB1V1			
D18	IO47PDB1V1			

FG676				
Pin Number	A3PE1500 Function			
D19	IO45PDB1V1			
D20	IO46PPB1V1			
D21	IO48PPB1V2			
D22	GBA0/IO57NPB1V3			
D23	GNDQ			
D24	GBB1/IO56PPB1V3			
D25	GBB2/IO59PDB2V0			
D26	IO59NDB2V0			
E1	IO212PDB7V2			
E2	IO211NDB7V2			
E3	IO211PDB7V2			
E4	IO220NPB7V3			
E5	GNDQ			
E6	GAB2/IO220PPB7V3			
E7	GAB1/IO01PDB0V0			
E8	IO05PDB0V0			
E9	IO08NDB0V1			
E10	IO12PDB0V1			
E11	IO18PDB0V2			
E12	IO17PDB0V2			
E13	IO25PDB0V3			
E14	IO29PDB0V3			
E15	IO33PDB1V0			
E16	IO40NDB1V1			
E17	IO43PDB1V1			
E18	IO47NDB1V1			
E19	IO54NDB1V3			
E20	IO52NDB1V2			
E21	IO52PDB1V2			
E22	VCCPLB			
E23	GBA1/IO57PPB1V3			
E24	IO63PDB2V0			
E25	IO63NDB2V0			
E26	IO68PDB2V1			
F1	IO212NDB7V2			
F2	IO203PPB7V1			

	FG676
Pin Number	A3PE1500 Function
F3	IO213NDB7V2
F4	IO213PDB7V2
F5	GND
F6	VCCPLA
F7	GAB0/IO01NDB0V0
F8	GNDQ
F9	IO03PDB0V0
F10	IO13PDB0V1
F11	IO15PDB0V1
F12	IO19PDB0V2
F13	IO21PDB0V2
F14	IO27NDB0V3
F15	IO35PDB1V0
F16	IO39NDB1V0
F17	IO51PDB1V2
F18	IO53PDB1V2
F19	IO54PDB1V3
F20	VMV2
F21	VCOMPLB
F22	IO61PDB2V0
F23	IO61NDB2V0
F24	IO66PDB2V1
F25	IO66NDB2V1
F26	IO68NDB2V1
G1	IO203NPB7V1
G2	IO207NDB7V2
G3	IO207PDB7V2
G4	IO216NDB7V3
G5	IO216PDB7V3
G6	VCOMPLA
G7	VMV0
G8	VCC
G9	IO03NDB0V0
G10	IO13NDB0V1
G11	IO15NDB0V1
G12	IO19NDB0V2

Revision 15 4-35



	FG896		FG896		FG896
Pin Number	A3PE3000 Function	Pin Number	A3PE3000 Function	Pin Number	A3PE3000 Function
AG9	IO225NPB5V3	AH15	IO195NDB5V0	AJ21	IO173PDB4V2
AG10	IO223NPB5V3	AH16	IO185NDB4V3	AJ22	IO163NDB4V1
AG11	IO221PDB5V3	AH17	IO185PDB4V3	AJ23	IO163PDB4V1
AG12	IO221NDB5V3	AH18	IO181PDB4V3	AJ24	IO167NPB4V1
AG13	IO205NPB5V1	AH19	IO177NDB4V2	AJ25	VCC
AG14	IO199NDB5V0	AH20	IO171NPB4V2	AJ26	IO156NPB4V0
AG15	IO199PDB5V0	AH21	IO165PPB4V1	AJ27	VCC
AG16	IO187NDB4V4	AH22	IO161PPB4V0	AJ28	TMS
AG17	IO187PDB4V4	AH23	IO157NDB4V0	AJ29	GND
AG18	IO181NDB4V3	AH24	IO157PDB4V0	AJ30	GND
AG19	IO171PPB4V2	AH25	IO155NDB4V0	AK2	GND
AG20	IO165NPB4V1	AH26	VCCIB4	AK3	GND
AG21	IO161NPB4V0	AH27	TDI	AK4	IO217PPB5V2
AG22	IO159NDB4V0	AH28	VCC	AK5	GND
AG23	IO159PDB4V0	AH29	VPUMP	AK6	IO215PPB5V2
AG24	IO158PPB4V0	AH30	GND	AK7	GND
AG25	GDB2/IO155PDB4V0	AJ1	GND	AK8	IO207NDB5V1
AG26	GDA2/IO154PPB4V0	AJ2	GND	AK9	IO207PDB5V1
AG27	GND	AJ3	GEA2/IO233PPB5V4	AK10	IO201NDB5V0
AG28	VJTAG	AJ4	VCC	AK11	IO201PDB5V0
AG29	VCC	AJ5	IO217NPB5V2	AK12	IO193NDB4V4
AG30	IO149NDB3V4	AJ6	VCC	AK13	IO193PDB4V4
AH1	GND	AJ7	IO215NPB5V2	AK14	IO197PDB5V0
AH2	IO233NPB5V4	AJ8	IO213NDB5V2	AK15	IO191NDB4V4
AH3	VCC	AJ9	IO213PDB5V2	AK16	IO191PDB4V4
AH4	GEB2/IO232PPB5V4	AJ10	IO209NDB5V1	AK17	IO189NDB4V4
AH5	VCCIB5	AJ11	IO209PDB5V1	AK18	IO189PDB4V4
AH6	IO219NDB5V3	AJ12	IO203NDB5V1	AK19	IO179PPB4V3
AH7	IO219PDB5V3	AJ13	IO203PDB5V1	AK20	IO175NDB4V2
AH8	IO227NDB5V4	AJ14	IO197NDB5V0	AK21	IO175PDB4V2
AH9	IO227PDB5V4	AJ15	IO195PDB5V0	AK22	IO169NDB4V1
AH10	IO225PPB5V3	AJ16	IO183NDB4V3	AK23	IO169PDB4V1
AH11	IO223PPB5V3	AJ17	IO183PDB4V3	AK24	GND
AH12	IO211NDB5V2	AJ18	IO179NPB4V3	AK25	IO167PPB4V1
AH13	IO211PDB5V2	AJ19	IO177PDB4V2	AK26	GND
AH14	IO205PPB5V1	AJ20	IO173NDB4V2	AK27	GDC2/IO156PPB4V0

Revision 15 4-43



Revision	Changes	Page		
Revision 10 (continued)	"TBD" for 3.3 V LVCMOS Wide Range in Table 2-19 • I/O Output Buffer Maximum Resistances ¹ and Table 2-21 • I/O Short Currents IOSH/IOSL was replaced by "Same as regular 3.3 V LVCMOS" (SAR 33853).			
	3.3 V LVCMOS Wide Range information was separated from regular 3.3 V LVCMOS and placed into its own new section, "3.3 V LVCMOS Wide Range". Values of IOSH and IOSL were added in Table 2-29 • Minimum and Maximum DC Input and Output Levels (SAR 33853).			
	The formulas in the table notes for Table 2-20 • I/O Weak Pull-Up/Pull-Down Resistances were corrected (SAR 34755).			
	The AC Loading figures in the "Single-Ended I/O Characteristics" section were updated to match tables in the "Summary of I/O Timing Characteristics – Default I/O Software Settings" section (SAR 34889).			
	The titles and subtitles for Table 2-31 • 3.3 V LVCMOS Wide Range High Slew and Table 2-32 • 3.3 V LVCMOS Wide Range Low Slew were corrected (SAR 37227).			
	The following notes were removed from Table 2-78 • LVDS Minimum and Maximum DC Input and Output Levels (SAR 34812): ±5%			
	Differential input voltage = ±350 mV			
	Minimum pulse width High and Low values were added to the tables in the "Global Tree Timing Characteristics" section. The maximum frequency for global clock parameter was removed from these tables because a frequency on the global is only an indication of what the global network can do. There are other limiters such as the SRAM, I/Os, and PLL. SmartTime software should be used to determine the design frequency (SAR 36957).			
	A note was added to Table 2-98 • ProASIC3E CCC/PLL Specification indicating that when the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available (SAR 34824).			
	The following figures were deleted. Reference was made to a new application note, Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs, which covers these cases in detail (SAR 34872). Figure 2-44 • Write Access after Write onto Same Address Figure 2-45 • Read Access after Write onto Same Address			
	Figure 2-46 • Write Access after Read onto Same Address			
	The port names in the SRAM "Timing Waveforms", SRAM "Timing Characteristics" tables, Figure 2-49 • FIFO Reset, and the FIFO "Timing Characteristics" tables were revised to ensure consistency with the software names (SAR 35750).	í		
	The "Pin Descriptions and Packaging" chapter is new (SAR 34771).	3-1		
	Package names used in the "Package Pin Assignments" section were revised to match standards given in <i>Package Mechanical Drawings</i> (SAR 34771).			
	Pin E6 for the FG256 package was corrected from VvB0 to VCCIB0 (SARs 30364, 31597, 26243).	4-9		
July 2010	The versioning system for datasheets has been changed. Datasheets are assigned a revision number that increments each time the datasheet is revised. The "ProASIC3E Device Status" table on page II indicates the status for each device in the device family.	N/A		

5-4 Revision 15