

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	516096
Number of I/O	620
Number of Gates	300000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	896-BGA
Supplier Device Package	896-FBGA (31x31)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a3pe3000-1fg896

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **ProASIC3E Ordering Information**



### SRAM and FIFO

ProASIC3E devices have embedded SRAM blocks along their north and south sides. Each variableaspect-ratio SRAM block is 4,608 bits in size. Available memory configurations are 256×18, 512×9, 1k×4, 2k×2, and 4k×1 bits. The individual blocks have independent read and write ports that can be configured with different bit widths on each port. For example, data can be sent through a 4-bit port and read as a single bitstream. The embedded SRAM blocks can be initialized via the device JTAG port (ROM emulation mode) using the UJTAG macro.

In addition, every SRAM block has an embedded FIFO control unit. The control unit allows the SRAM block to be configured as a synchronous FIFO without using additional core VersaTiles. The FIFO width and depth are programmable. The FIFO also features programmable Almost Empty (AEMPTY) and Almost Full (AFULL) flags in addition to the normal Empty and Full flags. The embedded FIFO control unit contains the counters necessary for generation of the read and write address pointers. The embedded SRAM/FIFO blocks can be cascaded to create larger configurations.

## PLL and CCC

ProASIC3E devices provide designers with very flexible clock conditioning capabilities. Each member of the ProASIC3E family contains six CCCs, each with an integrated PLL.

The six CCC blocks are located at the four corners and the centers of the east and west sides.

To maximize user I/Os, only the center east and west PLLs are available in devices using the PQ208 package. However, all six CCC blocks are still usable; the four corner CCCs allow simple clock delay operations as well as clock spine access.

The inputs of the six CCC blocks are accessible from the FPGA core or from one of several inputs located near the CCC that have dedicated connections to the CCC block.

The CCC block has these key features:

- Wide input frequency range (f<sub>IN CCC</sub>) = 1.5 MHz to 350 MHz
- Output frequency range ( $f_{OUT CCC}$ ) = 0.75 MHz to 350 MHz
- Clock delay adjustment via programmable and fixed delays from -7.56 ns to +11.12 ns
- 2 programmable delay types for clock skew minimization
- Clock frequency synthesis

Additional CCC specifications:

- Internal phase shift = 0°, 90°, 180°, and 270°. Output phase shift depends on the output divider configuration.
- Output duty cycle = 50% ± 1.5% or better
- Low output jitter: worst case < 2.5% × clock period peak-to-peak period jitter when single global network used
- Maximum acquisition time = 300 µs
- Low power consumption of 5 mW
- Exceptional tolerance to input period jitter— allowable input jitter is up to 1.5 ns
- Four precise phases; maximum misalignment between adjacent phases of 40 ps × (350 MHz / f<sub>OUT\_CCC</sub>)

#### **Global Clocking**

ProASIC3E devices have extensive support for multiple clocking domains. In addition to the CCC and PLL support described above, there is a comprehensive global clock distribution network.

Each VersaTile input and output port has access to nine VersaNets: six chip (main) and three quadrant global networks. The VersaNets can be driven by the CCC or directly accessed from the core via multiplexers (MUXes). The VersaNets can be used to distribute low-skew clock signals or for rapid distribution of high fanout nets.



# 2 – ProASIC3E DC and Switching Characteristics

# **General Specifications**

DC and switching characteristics for -F speed grade targets are based only on simulation.

The characteristics provided for the –F speed grade are subject to change after establishing FPGA specifications. Some restrictions might be added and will be reflected in future revisions of this document. The –F speed grade is only supported in the commercial temperature range.

## **Operating Conditions**

Stresses beyond those listed in Table 2-1 may cause permanent damage to the device.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Absolute Maximum Ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended Operating Conditions specified in Table 2-2 on page 2-2 is not implied.

Table 2-1 •	Absolute	Maximum	Ratings
-------------	----------	---------	---------

Symbol	Parameter	Limits	Units
VCC	DC core supply voltage	–0.3 to 1.65	V
VJTAG	JTAG DC voltage	-0.3 to 3.75	V
VPUMP	Programming voltage	-0.3 to 3.75	V
VCCPLL	Analog power supply (PLL)	–0.3 to 1.65	V
VCCI <sup>2</sup>	DC I/O output buffer supply voltage	-0.3 to 3.75	V
VMV <sup>2</sup>	DC I/O input buffer supply voltage	-0.3 to 3.75	V
VI	I/O input voltage	<ul> <li>-0.3 V to 3.6 V (when I/O hot insertion mode is enabled)</li> <li>-0.3 V to (VCCI + 1 V) or 3.6 V, whichever voltage is lower (when I/O hot-insertion mode is disabled)</li> </ul>	V
T <sub>STG</sub> <sup>3</sup>	Storage temperature	–65 to +150	°C
T <sub>J</sub> <sup>3</sup>	Junction temperature	+125	°C

Notes:

1. The device should be operated within the limits specified by the datasheet. During transitions, the input signal may undershoot or overshoot according to the limits shown in Table 2-3 on page 2-2.

 VMV pins must be connected to the corresponding VCCI pins. See the "VMVx I/O Supply Voltage (quiet)" section on page 3-1 for further information.

3. For flash programming and retention maximum limits, refer to Table 2-3 on page 2-2, and for recommended operating limits, refer to Table 2-2 on page 2-2.

ProASIC3E DC and Switching Characteristics

# **Calculating Power Dissipation**

## **Quiescent Supply Current**

#### Table 2-7 • Quiescent Supply Current Characteristics

	A3PE600	A3PE1500	A3PE3000
Typical (25°C)	5 mA	12 mA	25 mA
Maximum (Commercial)	30 mA	70 mA	150 mA
Maximum (Industrial)	45 mA	105 mA	225 mA

Notes:

1. IDD Includes VCC, VPUMP, VCCI, and VMV currents. Values do not include I/O static contribution, which is shown in Table 2-8 and Table 2-9 on page 2-7.

2. -F speed grade devices may experience higher standby IDD of up to five times the standard IDD and higher I/O leakage.

## **Power per I/O Pin**

#### Table 2-8 • Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings

	VMV (V)	Static Power PDC2 (mW) <sup>1</sup>	Dynamic Power PAC9 (µW/MHz) <sup>2</sup>
Single-Ended			
3.3 V LVTTL/LVCMOS	3.3	_	17.39
3.3 V LVTTL/LVCMOS – Schmitt trigger	3.3	-	25.51
3.3 V LVTTL/LVCMOS Wide Range <sup>3</sup>	3.3	-	16.34
3.3 V LVTTL/LVCMOS Wide Range – Schmitt trigger <sup>3</sup>	3.3	-	24.49
2.5 V LVCMOS	2.5	-	5.76
2.5 V LVCMOS – Schmitt trigger	2.5	-	7.16
1.8 V LVCMOS	1.8	-	2.72
1.8 V LVCMOS – Schmitt trigger	1.8	-	2.80
1.5 V LVCMOS (JESD8-11)	1.5	-	2.08
1.5 V LVCMOS (JESD8-11) – Schmitt trigger	1.5	-	2.00
3.3 V PCI	3.3	-	18.82
3.3 V PCI – Schmitt trigger	3.3	-	20.12
3.3 V PCI-X	3.3	-	18.82
3.3 V PCI-X – Schmitt trigger	3.3	-	20.12
Voltage-Referenced			
3.3 V GTL	3.3	2.90	8.23
2.5 V GTL	2.5	2.13	4.78
3.3 V GTL+	3.3	2.81	4.14
2.5 V GTL+	2.5	2.57	3.71

Notes:

1. PDC2 is the static power (where applicable) measured on VMV.

2. PAC9 is the total dynamic power measured on VCC and VMV.

3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8b specification.

	VMV (V)	Static Power PDC2 (mW) <sup>1</sup>	Dynamic Power PAC9 (µW/MHz) <sup>2</sup>
HSTL (I)	1.5	0.17	2.03
HSTL (II)	1.5	0.17	2.03
SSTL2 (I)	2.5	1.38	4.48
SSTL2 (II)	2.5	1.38	4.48
SSTL3 (I)	3.3	3.21	9.26
SSTL3 (II)	3.3	3.21	9.26
Differential			-
LVDS/B-LVDS/M-LVDS	2.5	2.26	1.50
LVPECL	3.3	5.71	2.17

#### Table 2-8 • Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings (continued)

Notes:

1. PDC2 is the static power (where applicable) measured on VMV.

2. PAC9 is the total dynamic power measured on VCC and VMV.

3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8b specification.

#### Table 2-9 • Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings <sup>1</sup>

	C <sub>LOAD</sub> (pF)	VCCI (V)	Static Power PDC3 (mW) <sup>2</sup>	Dynamic Power PAC10 (µW/MHz) <sup>3</sup>
Single-Ended			•	•
3.3 V LVTTL/LVCMOS	35	3.3	-	474.70
3.3 V LVTTL/LVCMOS Wide Range <sup>4</sup>	35	3.3	-	474.70
2.5 V LVCMOS	35	2.5	-	270.73
1.8 V LVCMOS	35	1.8	-	151.78
1.5 V LVCMOS (JESD8-11)	35	1.5	-	104.55
3.3 V PCI	10	3.3	-	204.61
3.3 V PCI-X	10	3.3	-	204.61
Voltage-Referenced				
3.3 V GTL	10	3.3	-	24.08
2.5 V GTL	10	2.5	-	13.52
3.3 V GTL+	10	3.3	-	24.10
2.5 V GTL+	10	2.5	-	13.54
HSTL (I)	20	1.5	7.08	26.22
HSTL (II)	20	1.5	13.88	27.22
SSTL2 (I)	30	2.5	16.69	105.56
SSTL2 (II)	30	2.5	25.91	116.60

Notes:

1. Dynamic power consumption is given for standard load and software default drive strength and output slew.

2. PDC3 is the static power (where applicable) measured on VCCI.

3. PAC10 is the total dynamic power measured on VCC and VCCI.

4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.

ProASIC3E DC and Switching Characteristics

# Table 2-9 • Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings (continued) (continued)<sup>1</sup>

	C <sub>LOAD</sub> (pF)	VCCI (V)	Static Power PDC3 (mW) <sup>2</sup>	Dynamic Power PAC10 (µW/MHz) <sup>3</sup>
SSTL3 (I)	30	3.3	26.02	114.87
SSTL3 (II)	30	3.3	42.21	131.76
Differential				
LVDS/B-LVDS/M-LVDS	-	2.5	7.70	89.62
LVPECL	-	3.3	19.42	168.02
Notes:	••••••••••••••••••••••••••••••••••••••		•	

1. Dynamic power consumption is given for standard load and software default drive strength and output slew.

2. PDC3 is the static power (where applicable) measured on VCCI.

3. PAC10 is the total dynamic power measured on VCC and VCCI.

4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.

## **Power Consumption of Various Internal Resources**

Table 2-10 • Different Components Contributing to the Dynamic Power Consumption in ProASIC3E Devices

		Device-Spec	ific Dynamic C (μW/MHz)	contributions		
Parameter	Definition	A3PE600	A3PE1500	A3PE3000		
PAC1	Clock contribution of a Global Rib	12.77	16.21	19.7		
PAC2	Clock contribution of a Global Spine	1.85	3.06	4.16		
PAC3	Clock contribution of a VersaTile row		0.88			
PAC4	Clock contribution of a VersaTile used as a sequential module		0.12			
PAC5	First contribution of a VersaTile used as a sequential module	0.07				
PAC6	Second contribution of a VersaTile used as a sequential module		0.29			
PAC7	Contribution of a VersaTile used as a combinatorial module		0.29			
PAC8	Average contribution of a routing net		0.70			
PAC9	Contribution of an I/O input pin (standard-dependent)	See T	able 2-8 on pag	je 2-6.		
PAC10	Contribution of an I/O output pin (standard-dependent)	See	Table 2-9 on pag	ge 2-7		
PAC11	Average contribution of a RAM block during a read operation		25.00			
PAC12	Average contribution of a RAM block during a write operation		30.00			
PAC13	Static PLL contribution		2.55 mW			
PAC14	Dynamic contribution for PLL		2.60			

*Note:* For a different output load, drive strength, or slew rate, Microsemi recommends using the Microsemi power calculator or SmartPower in Libero SoC.

## Power Calculation Methodology

This section describes a simplified method to estimate power consumption of an application. For more accurate and detailed power estimations, use the SmartPower tool in the Libero SoC software.

The power calculation methodology described below uses the following variables:

- The number of PLLs as well as the number and the frequency of each output clock generated
- The number of combinatorial and sequential cells used in the design
- · The internal clock frequencies
- The number and the standard of I/O pins used in the design
- The number of RAM blocks used in the design
- Toggle rates of I/O pins as well as VersaTiles—guidelines are provided in Table 2-11 on page 2-11.
- Enable rates of output buffers—guidelines are provided for typical applications in Table 2-12 on page 2-11.
- Read rate and write rate to the memory—guidelines are provided for typical applications in Table 2-12 on page 2-11. The calculation should be repeated for each clock domain defined in the design.

### Methodology

#### Total Power Consumption—PTOTAL

 $P_{TOTAL} = P_{STAT} + P_{DYN}$ 

P<sub>STAT</sub> is the total static power consumption.

P<sub>DYN</sub> is the total dynamic power consumption.

#### Total Static Power Consumption—P<sub>STAT</sub>

P<sub>STAT</sub> = PDC1 + N<sub>INPUTS</sub> \* PDC2 + N<sub>OUTPUTS</sub> \* PDC3

N<sub>INPUTS</sub> is the number of I/O input buffers used in the design.

N<sub>OUTPUTS</sub> is the number of I/O output buffers used in the design.

#### Total Dynamic Power Consumption—P<sub>DYN</sub>

P<sub>DYN</sub> = P<sub>CLOCK</sub> + P<sub>S-CELL</sub> + P<sub>C-CELL</sub> + P<sub>NET</sub> + P<sub>INPUTS</sub> + P<sub>OUTPUTS</sub> + P<sub>MEMORY</sub> + P<sub>PLL</sub>

### Global Clock Contribution—P<sub>CLOCK</sub>

P<sub>CLOCK</sub> = (PAC1 + N<sub>SPINE</sub> \* PAC2 + N<sub>ROW</sub> \* PAC3 + N<sub>S-CELL</sub> \* PAC4) \* F<sub>CLK</sub>

N<sub>SPINE</sub> is the number of global spines used in the user design—guidelines are provided in the "Spine Architecture" section of the Global Resources chapter in the *ProASIC3E FPGA Fabric User's Guide*.

N<sub>ROW</sub> is the number of VersaTile rows used in the design—guidelines are provided in the "Spine Architecture" section of the Global Resources chapter in the *ProASIC3E FPGA Fabric User's Guide*.

F<sub>CLK</sub> is the global clock signal frequency.

N<sub>S-CELL</sub> is the number of VersaTiles used as sequential modules in the design.

PAC1, PAC2, PAC3, and PAC4 are device-dependent.

#### Sequential Cells Contribution—P<sub>S-CELL</sub>

 $P_{S-CELL}$  =  $N_{S-CELL}$  \* (PAC5 +  $\alpha_1$  / 2 \* PAC6) \*  $F_{CLK}$ 

 $N_{S\text{-}CELL}$  is the number of VersaTiles used as sequential modules in the design. When a multi-tile sequential cell is used, it should be accounted for as 1.

 $\alpha_1$  is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-11 on page 2-11.

F<sub>CLK</sub> is the global clock signal frequency.

### **Timing Characteristics**

#### Table 2-43 • 1.5 V LVCMOS High Slew

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>PYS</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zHS</sub>	Units
2 mA	Std.	0.66	8.53	0.04	1.70	2.14	0.43	7.26	8.53	3.39	2.79	9.50	10.77	ns
	-1	0.56	7.26	0.04	1.44	1.82	0.36	6.18	7.26	2.89	2.37	8.08	9.16	ns
	-2	0.49	6.37	0.03	1.27	1.60	0.32	5.42	6.37	2.53	2.08	7.09	8.04	ns
4 mA	Std.	0.66	5.41	0.04	1.70	2.14	0.43	5.22	5.41	3.75	3.48	7.45	7.65	ns
	-1	0.56	4.60	0.04	1.44	1.82	0.36	4.44	4.60	3.19	2.96	6.34	6.50	ns
	-2	0.49	4.04	0.03	1.27	1.60	0.32	3.89	4.04	2.80	2.60	5.56	5.71	ns
6 mA	Std.	0.66	4.80	0.04	1.70	2.14	0.43	4.89	4.75	3.83	3.67	7.13	6.98	ns
	-1	0.56	4.09	0.04	1.44	1.82	0.36	4.16	4.04	3.26	3.12	6.06	5.94	ns
	-2	0.49	3.59	0.03	1.27	1.60	0.32	3.65	3.54	2.86	2.74	5.32	5.21	ns
8 mA	Std.	0.66	4.42	0.04	1.70	2.14	0.43	4.50	3.62	3.96	4.37	6.74	5.86	ns
	-1	0.56	3.76	0.04	1.44	1.82	0.36	3.83	3.08	3.37	3.72	5.73	4.98	ns
	-2	0.49	3.30	0.03	1.27	1.60	0.32	3.36	2.70	2.96	3.27	5.03	4.37	ns
12 mA	Std.	0.66	4.42	0.04	1.70	2.14	0.43	4.50	3.62	3.96	4.37	6.74	5.86	ns
	-1	0.56	3.76	0.04	1.44	1.82	0.36	3.83	3.08	3.37	3.72	5.73	4.98	ns
	-2	0.49	3.30	0.03	1.27	1.60	0.32	3.36	2.70	2.96	3.27	5.03	4.37	ns

Notes:

1. Software default selection highlighted in gray.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>PYS</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>zLS</sub>	t <sub>zHS</sub>	Units
2 mA	Std.	0.66	14.11	0.04	1.70	2.14	0.43	14.37	13.14	3.40	2.68	16.61	15.37	ns
	-1	0.56	12.00	0.04	1.44	1.82	0.36	12.22	11.17	2.90	2.28	14.13	13.08	ns
	-2	0.49	10.54	0.03	1.27	1.60	0.32	10.73	9.81	2.54	2.00	12.40	11.48	ns
4 mA	Std.	0.66	11.23	0.04	1.70	2.14	0.43	11.44	9.87	3.77	3.36	13.68	12.10	ns
	-1	0.56	9.55	0.04	1.44	1.82	0.36	9.73	8.39	3.21	2.86	11.63	10.29	ns
	-2	0.49	8.39	0.03	1.27	1.60	0.32	8.54	7.37	2.81	2.51	10.21	9.04	ns
6 mA	Std.	0.66	10.45	0.04	1.70	2.14	0.43	10.65	9.24	3.84	3.55	12.88	11.48	ns
	-1	0.56	8.89	0.04	1.44	1.82	0.36	9.06	7.86	3.27	3.02	10.96	9.76	ns
	-2	0.49	7.81	0.03	1.27	1.60	0.32	7.95	6.90	2.87	2.65	9.62	8.57	ns
8 mA	Std.	0.66	10.02	0.04	1.70	2.14	0.43	10.20	9.23	3.97	4.22	12.44	11.47	ns
	-1	0.56	8.52	0.04	1.44	1.82	0.36	8.68	7.85	3.38	3.59	10.58	9.75	ns
	-2	0.49	7.48	0.03	1.27	1.60	0.32	7.62	6.89	2.97	3.15	9.29	8.56	ns
12 mA	Std.	0.66	10.02	0.04	1.70	2.14	0.43	10.20	9.23	3.97	4.22	12.44	11.47	ns
	-1	0.56	8.52	0.04	1.44	1.82	0.36	8.68	7.85	3.38	3.59	10.58	9.75	ns
	-2	0.49	7.48	0.03	1.27	1.60	0.32	7.62	6.89	2.97	3.15	9.29	8.56	ns

### Table 2-44 • 1.5 V LVCMOS Low Slew

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.

ProASIC3E DC and Switching Characteristics

### HSTL Class II

High-Speed Transceiver Logic is a general-purpose high-speed 1.5 V bus standard (EIA/JESD8-6). ProASIC3E devices support Class II. This provides a differential amplifier input buffer and a push-pull output buffer.

HSTL Class II		VIL	VIH		VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL	IIH
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max., V	Min. V	mA	mA	Max. mA <sup>1</sup>	Max. mA <sup>1</sup>	μA²	μA²
15 mA <sup>3</sup>	-0.3	VREF – 0.1	VREF + 0.1	3.6	0.4	VCCI – 0.4	15	15	55	66	10	10

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.

3. Output drive strength is below JEDEC specification.



#### Figure 2-17 • AC Loading

Table 2-64 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	VTT (typ.) (V)	C <sub>LOAD</sub> (pF)
VREF – 0.1	VREF + 0.1	0.75	0.75	0.75	20

Note: \*Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points.

#### Timing Characteristics

Table 2-65 • HSTL Class II

Commercial-Case Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V, VREF = 0.75 V

Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zHS</sub>	Units
Std.	0.66	3.02	0.04	2.12	0.43	3.08	2.71			5.32	4.95	ns
–1	0.56	2.57	0.04	1.81	0.36	2.62	2.31			4.52	4.21	ns
-2	0.49	2.26	0.03	1.59	0.32	2.30	2.03			3.97	3.70	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.

# **Microsemi**

ProASIC3E DC and Switching Characteristics

#### Table 2-84 • Parameter Definition and Measuring Nodes

Parameter Name	Parameter Definition	Measuring Nodes (from, to)*
t <sub>oclkq</sub>	Clock-to-Q of the Output Data Register	H, DOUT
tosud	Data Setup Time for the Output Data Register	F, H
t <sub>OHD</sub>	Data Hold Time for the Output Data Register	F, H
t <sub>OSUE</sub>	Enable Setup Time for the Output Data Register	G, H
t <sub>OHE</sub>	Enable Hold Time for the Output Data Register	G, H
t <sub>OPRE2Q</sub>	Asynchronous Preset-to-Q of the Output Data Register	L, DOUT
t <sub>OREMPRE</sub>	Asynchronous Preset Removal Time for the Output Data Register	L, H
t <sub>ORECPRE</sub>	Asynchronous Preset Recovery Time for the Output Data Register	L, H
t <sub>oeclkq</sub>	Clock-to-Q of the Output Enable Register	H, EOUT
t <sub>OESUD</sub>	Data Setup Time for the Output Enable Register	J, H
t <sub>OEHD</sub>	Data Hold Time for the Output Enable Register	J, H
t <sub>OESUE</sub>	Enable Setup Time for the Output Enable Register	К, Н
t <sub>OEHE</sub>	Enable Hold Time for the Output Enable Register	К, Н
t <sub>OEPRE2Q</sub>	Asynchronous Preset-to-Q of the Output Enable Register	I, EOUT
t <sub>OEREMPRE</sub>	Asynchronous Preset Removal Time for the Output Enable Register	I, H
t <sub>OERECPRE</sub>	Asynchronous Preset Recovery Time for the Output Enable Register	I, H
t <sub>ICLKQ</sub>	Clock-to-Q of the Input Data Register	A, E
t <sub>ISUD</sub>	Data Setup Time for the Input Data Register	C, A
t <sub>IHD</sub>	Data Hold Time for the Input Data Register	C, A
t <sub>ISUE</sub>	Enable Setup Time for the Input Data Register	B, A
t <sub>IHE</sub>	Enable Hold Time for the Input Data Register	B, A
t <sub>IPRE2Q</sub>	Asynchronous Preset-to-Q of the Input Data Register	D, E
t <sub>IREMPRE</sub>	Asynchronous Preset Removal Time for the Input Data Register	D, A
t <sub>IRECPRE</sub>	Asynchronous Preset Recovery Time for the Input Data Register	D, A

Note: \*See Figure 2-25 on page 2-53 for more information.



ProASIC3E DC and Switching Characteristics

## **Output DDR Module**



# Figure 2-32 • Output DDR Timing Model

#### Table 2-91 • Parameter Definitions

Parameter Name	Parameter Definition	Measuring Nodes (from, to)
t <sub>DDROCLKQ</sub>	Clock-to-Out	B, E
t <sub>DDROCLR2Q</sub>	Asynchronous Clear-to-Out	C, E
t <sub>DDROREMCLR</sub>	Clear Removal	С, В
t <sub>DDRORECCLR</sub>	Clear Recovery	С, В
t <sub>DDROSUD1</sub>	Data Setup Data_F	A, B
t <sub>DDROSUD2</sub>	Data Setup Data_R	D, B
t <sub>DDROHD1</sub>	Data Hold Data_F	А, В
t <sub>DDROHD2</sub>	Data Hold Data_R	D, B

# **Global Resource Characteristics**

## A3PE600 Clock Tree Topology

Clock delays are device-specific. Figure 2-38 is an example of a global tree used for clock routing. The global tree presented in Figure 2-38 is driven by a CCC located on the west side of the A3PE600 device. It is used to drive all D-flip-flops in the device.



Figure 2-38 • Example of Global Tree Use in an A3PE600 Device for Clock Routing

## **Global Tree Timing Characteristics**

Global clock delays include the central rib delay, the spine delay, and the row delay. Delays do not include I/O input buffer clock delays, as these are I/O standard–dependent, and the clock may be driven and conditioned internally by the CCC module. For more details on clock conditioning capabilities, refer to the "Clock Conditioning Circuits" section on page 2-70. Table 2-95 on page 2-69, Table 2-96 on page 2-69, and Table 2-97 on page 2-69 present minimum and maximum global clock delays within the device. Minimum and maximum delays are measured with minimum and maximum loading.



ProASIC3E DC and Switching Characteristics

# **Clock Conditioning Circuits**

## **CCC Electrical Specifications**

**Timing Characteristics** 

#### Table 2-98 • ProASIC3E CCC/PLL Specification

Parameter	Minimum	Typical	Maximum	Units
Clock Conditioning Circuitry Input Frequency fIN_CCC	1.5		350	MHz
Clock Conditioning Circuitry Output Frequency f <sub>OUT_CCC</sub>	0.75		350	MHz
Delay Increments in Programmable Delay Blocks <sup>1, 2</sup>		160 <sup>3</sup>		ps
Serial Clock (SCLK) for Dynamic PLL <sup>4</sup>			125	MHz
Number of Programmable Values in Each Programmable Delay Block			32	
Input Period Jitter			1.5	ns
CCC Output Peak-to-Peak Period Jitter F <sub>CCC_OUT</sub>	Ma	x Peak-to-Pe	ak Period Jitter	
	1 Global Network Used		3 Global Networks Used	
0.75 MHz to 24 MHz	0.50%		0.70%	
24 MHz to 100 MHz	1.00%		1.20%	
100 MHz to 250 MHz	1.75%		2.00%	
250 MHz to 350 MHz	2.50%		5.60%	
Acquisition Time LockControl = 0			300	μs
LockControl = 1			6.0	ms
Tracking Jitter <sup>5</sup> LockControl = 0			1.6	ns
LockControl = 1			0.8	ns
Output Duty Cycle	48.5		51.5	%
Delay Range in Block: Programmable Delay 1 <sup>1, 2</sup>	0.6		5.56	ns
Delay Range in Block: Programmable Delay 2 <sup>1,2</sup>	0.025		5.56	ns
Delay Range in Block: Fixed Delay <sup>1,4</sup>		2.2		ns

Notes:

1. This delay is a function of voltage and temperature. See Table 2-6 on page 2-5 for deratings

2.  $T_J = 25^{\circ}C$ , VCC = 1.5 V.

3. When the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available. Refer to the Libero SoC Online Help for more information.

4. Maximum value obtained for a -2 speed-grade device in worst-case commercial conditions. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.

5. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to the PLL input clock edge. Tracking jitter does not measure the variation in PLL output period, which is covered by the period jitter parameter.

ProASIC3E DC and Switching Characteristics

## FIFO



Figure 2-46 • FIFO Model

Package Pin Assignments

PQ208			PQ208	PQ208		
Pin Number	A3PE1500 Function	Pin Number	A3PE1500 Function	Pin Number	A3PE1500 Function	
1	GND	37	IO184PDB6V2	73	IO145NDB5V1	
2	GNDQ	38	IO184NDB6V2	74	IO145PDB5V1	
3	VMV7	39	IO180PSB6V1	75	IO143NDB5V1	
4	GAB2/IO220PSB7V3	40	VCCIB6	76	IO143PDB5V1	
5	GAA2/IO221PDB7V3	41	GND	77	IO137NDB5V0	
6	IO221NDB7V3	42	IO176PDB6V1	78	IO137PDB5V0	
7	GAC2/IO219PDB7V3	43	IO176NDB6V1	79	IO135NDB5V0	
8	IO219NDB7V3	44	GEC1/IO169PDB6V0	80	IO135PDB5V0	
9	IO215PDB7V3	45	GEC0/IO169NDB6V0	81	GND	
10	IO215NDB7V3	46	GEB1/IO168PPB6V0	82	IO131NDB4V2	
11	IO212PDB7V2	47	GEA1/IO167PPB6V0	83	IO131PDB4V2	
12	IO212NDB7V2	48	GEB0/IO168NPB6V0	84	IO129NDB4V2	
13	IO208PDB7V2	49	GEA0/IO167NPB6V0	85	IO129PDB4V2	
14	IO208NDB7V2	50	VMV6	86	IO127NDB4V2	
15	IO204PSB7V1	51	GNDQ	87	IO127PDB4V2	
16	VCC	52	GND	88	VCC	
17	GND	53	VMV5	89	VCCIB4	
18	VCCIB7	54	GNDQ	90	IO121NDB4V1	
19	IO200PDB7V1	55	IO166NDB5V3	91	IO121PDB4V1	
20	IO200NDB7V1	56	GEA2/IO166PDB5V3	92	IO119NDB4V1	
21	IO196PSB7V0	57	IO165NDB5V3	93	IO119PDB4V1	
22	GFC1/IO192PSB7V0	58	GEB2/IO165PDB5V3	94	IO113NDB4V0	
23	GFB1/IO191PDB7V0	59	IO164NDB5V3	95	GDC2/IO113PDB4V0	
24	GFB0/IO191NDB7V0	60	GEC2/IO164PDB5V3	96	IO112NDB4V0	
25	VCOMPLF	61	IO163PSB5V3	97	GND	
26	GFA0/IO190NPB6V2	62	VCCIB5	98	GDB2/IO112PDB4V0	
27	VCCPLF	63	IO161PSB5V3	99	GDA2/IO111PSB4V0	
28	GFA1/IO190PPB6V2	64	IO157NDB5V2	100	GNDQ	
29	GND	65	GND	101	TCK	
30	GFA2/IO189PDB6V2	66	IO157PDB5V2	102	TDI	
31	IO189NDB6V2	67	IO153NDB5V2	103	TMS	
32	GFB2/IO188PPB6V2	68	IO153PDB5V2	104	VMV4	
33	GFC2/IO187PPB6V2	69	IO149NDB5V1	105	GND	
34	IO188NPB6V2	70	IO149PDB5V1	106	VPUMP	
35	IO187NPB6V2	71	VCC	107	GNDQ	
36	VCC	72	VCCIB5	108	TDO	



	FG484	FG484		
Pin Number	A3PE600 Function	Pin Number	A3PE600 Function	
A1	GND	AA15	NC	
A2	GND	AA16	IO71NDB4V0	
A3	VCCIB0	AA17	IO71PDB4V0	
A4	IO06NDB0V1	AA18	NC	
A5	IO06PDB0V1	AA19	NC	
A6	IO08NDB0V1	AA20	NC	
A7	IO08PDB0V1	AA21	VCCIB3	
A8	IO11PDB0V1	AA22	GND	
A9	IO17PDB0V2	AB1	GND	
A10	IO18NDB0V2	AB2	GND	
A11	IO18PDB0V2	AB3	VCCIB5	
A12	IO22PDB1V0	AB4	IO97NDB5V2	
A13	IO26PDB1V0	AB5	IO97PDB5V2	
A14	IO29NDB1V1	AB6	IO93NDB5V1	
A15	IO29PDB1V1	AB7	IO93PDB5V1	
A16	IO31NDB1V1	AB8	IO87NDB5V0	
A17	IO31PDB1V1	AB9	IO87PDB5V0	
A18	IO32NDB1V1	AB10	NC	
A19	NC	AB11	NC	
A20	VCCIB1	AB12	IO75NDB4V1	
A21	GND	AB13	IO75PDB4V1	
A22	GND	AB14	IO72NDB4V0	
AA1	GND	AB15	IO72PDB4V0	
AA2	VCCIB6	AB16	IO73NDB4V0	
AA3	NC	AB17	IO73PDB4V0	
AA4	IO98PDB5V2	AB18	NC	
AA5	IO96NDB5V2	AB19	NC	
AA6	IO96PDB5V2	AB20	VCCIB4	
AA7	IO86NDB5V0	AB21	GND	
AA8	IO86PDB5V0	AB22	GND	
AA9	IO85PDB5V0	B1	GND	
AA10	IO85NDB5V0	B2	VCCIB7	
AA11	IO78PPB4V1	B3	NC	
AA12	IO79NDB4V1	B4	IO03NDB0V0	
AA13	IO79PDB4V1	B5	IO03PDB0V0	
AA14	NC	B6	IO07NDB0V1	

FG484					
Pin Number	A3PE600 Function				
B7	IO07PDB0V1				
B8	IO11NDB0V1				
B9	IO17NDB0V2				
B10	IO14PDB0V2				
B11	IO19PDB0V2				
B12	IO22NDB1V0				
B13	IO26NDB1V0				
B14	NC				
B15	NC				
B16	IO30NDB1V1				
B17	IO30PDB1V1				
B18	IO32PDB1V1				
B19	NC				
B20	NC				
B21	VCCIB2				
B22	GND				
C1	VCCIB7				
C2	NC				
C3	NC				
C4	NC				
C5	GND				
C6	IO04NDB0V0				
C7	IO04PDB0V0				
C8	VCC				
C9	VCC				
C10	IO14NDB0V2				
C11	IO19NDB0V2				
C12	NC				
C13	NC				
C14	VCC				
C15	VCC				
C16	NC				
C17	NC				
C18	GND				
C19	NC				
C20	NC				

Package Pin Assignments

	FG484		FG484		FG484
Pin Number	A3PE600 Function	Pin Number	A3PE600 Function	Pin Number	A3PE600 Function
C21	NC	E13	IO24NDB1V0	G5	IO129PDB7V1
C22	VCCIB2	E14	IO24PDB1V0	G6	GAC2/IO132PDB7V1
D1	NC	E15	GBC1/IO33PDB1V1	G7	VCOMPLA
D2	NC	E16	GBB0/IO34NDB1V1	G8	GNDQ
D3	NC	E17	GNDQ	G9	IO09NDB0V1
D4	GND	E18	GBA2/IO36PDB2V0	G10	IO09PDB0V1
D5	GAA0/IO00NDB0V0	E19	IO42NDB2V0	G11	IO13PDB0V2
D6	GAA1/IO00PDB0V0	E20	GND	G12	IO21PDB1V0
D7	GAB0/IO01NDB0V0	E21	NC	G13	IO25PDB1V0
D8	IO05PDB0V0	E22	NC	G14	IO27NDB1V0
D9	IO10PDB0V1	F1	NC	G15	GNDQ
D10	IO12PDB0V2	F2	IO131NDB7V1	G16	VCOMPLB
D11	IO16NDB0V2	F3	IO131PDB7V1	G17	GBB2/IO37PDB2V0
D12	IO23NDB1V0	F4	IO133NDB7V1	G18	IO39PDB2V0
D13	IO23PDB1V0	F5	IO134NDB7V1	G19	IO39NDB2V0
D14	IO28NDB1V1	F6	VMV7	G20	IO43PDB2V0
D15	IO28PDB1V1	F7	VCCPLA	G21	IO43NDB2V0
D16	GBB1/IO34PDB1V1	F8	GAC0/IO02NDB0V0	G22	NC
D17	GBA0/IO35NDB1V1	F9	GAC1/IO02PDB0V0	H1	NC
D18	GBA1/IO35PDB1V1	F10	IO15NDB0V2	H2	NC
D19	GND	F11	IO15PDB0V2	H3	VCC
D20	NC	F12	IO20PDB1V0	H4	IO128NDB7V1
D21	NC	F13	IO25NDB1V0	H5	IO129NDB7V1
D22	NC	F14	IO27PDB1V0	H6	IO132NDB7V1
E1	NC	F15	GBC0/IO33NDB1V1	H7	IO130PDB7V1
E2	NC	F16	VCCPLB	H8	VMV0
E3	GND	F17	VMV2	H9	VCCIB0
E4	GAB2/IO133PDB7V1	F18	IO36NDB2V0	H10	VCCIB0
E5	GAA2/IO134PDB7V1	F19	IO42PDB2V0	H11	IO13NDB0V2
E6	GNDQ	F20	NC	H12	IO21NDB1V0
E7	GAB1/IO01PDB0V0	F21	NC	H13	VCCIB1
E8	IO05NDB0V0	F22	NC	H14	VCCIB1
E9	IO10NDB0V1	G1	IO127NDB7V1	H15	VMV1
E10	IO12NDB0V2	G2	IO127PDB7V1	H16	GBC2/IO38PDB2V0
E11	IO16PDB0V2	G3	NC	H17	IO37NDB2V0
E12	IO20NDB1V0	G4	IO128PDB7V1	H18	IO41NDB2V0



Package Pin Assignments

	FG484		FG484		FG484	
Pin Number	A3PE1500 Function	Pin Number	A3PE1500 Function	Pin Number	A3PE1500 Function	
H19	IO67PDB2V1	K11	GND	M3	IO189NDB6V2	
H20	VCC	K12	GND	M4	GFA2/IO189PDB6V2	
H21	VMV2	K13	GND	M5	GFA1/IO190PDB6V2	
H22	IO74PSB2V2	K14	VCC	M6	VCCPLF	
J1	IO212NDB7V2	K15	VCCIB2	M7	IO188NDB6V2	
J2	IO212PDB7V2	K16	GCC1/IO85PPB2V3	M8	GFB2/IO188PDB6V2	
J3	VMV7	K17	IO73NDB2V2	M9	VCC	
J4	IO206PDB7V1	K18	IO73PDB2V2	M10	GND	
J5	IO204PDB7V1	K19	IO81NPB2V3	M11	GND	
J6	IO210PDB7V2	K20	IO75NPB2V2	M12	GND	
J7	IO215NDB7V3	K21	IO77NDB2V2	M13	GND	
J8	VCCIB7	K22	IO79NDB2V3	M14	VCC	
J9	GND	L1	NC	M15	GCB2/IO89PPB3V0	
J10	VCC	L2	IO196PDB7V0	M16	GCA1/IO87PPB3V0	
J11	VCC	L3	IO196NDB7V0	M17	GCC2/IO90PPB3V0	
J12	VCC	L4	GFB0/IO191NPB7V0	M18	VCCPLC	
J13	VCC	L5	GFA0/IO190NDB6V2	M19	GCA2/IO88PDB3V0	
J14	GND	L6	GFB1/IO191PPB7V0	M20	IO88NDB3V0	
J15	VCCIB2	L7	VCOMPLF	M21	IO93PDB3V0	
J16	IO60NDB2V0	L8	GFC0/IO192NPB7V0	M22	NC	
J17	IO65NDB2V1	L9	VCC	N1	IO185PPB6V2	
J18	IO65PDB2V1	L10	GND	N2	IO183NDB6V2	
J19	IO75PPB2V2	L11	GND	N3	VMV6	
J20	GNDQ	L12	GND	N4	GFC2/IO187PPB6V2	
J21	IO77PDB2V2	L13	GND	N5	IO184PPB6V2	
J22	IO79PDB2V3	L14	VCC	N6	IO186PDB6V2	
K1	IO200NDB7V1	L15	GCC0/IO85NPB2V3	N7	IO186NDB6V2	
K2	IO200PDB7V1	L16	GCB1/IO86PPB2V3	N8	VCCIB6	
K3	GNDQ	L17	GCA0/IO87NPB3V0	N9	VCC	
K4	IO206NDB7V1	L18	VCOMPLC	N10	GND	
K5	IO204NDB7V1	L19	GCB0/IO86NPB2V3	N11	GND	
K6	IO210NDB7V2	L20	IO81PPB2V3	N12	GND	
K7	GFC1/IO192PPB7V0	L21	IO83NDB2V3	N13	GND	
K8	VCCIB7	L22	IO83PDB2V3	N14	VCC	
K9	VCC	M1	GNDQ	N15	VCCIB3	
K10	GND	M2	IO185NPB6V2	N16	IO89NPB3V0	



	FG484		FG484			
Pin Number	A3PE1500 Function	Pin Number	A3PE1500 Function			
N17	IO91NPB3V0	R9	VCCIB5			
N18	IO90NPB3V0	R10	VCCIB5			
N19	IO91PPB3V0	R11	IO135NDB5V0			
N20	GNDQ	R12	IO135PDB5V0			
N21	IO93NDB3V0	R13	VCCIB4			
N22	IO95PDB3V1	R14	VCCIB4			
P1	NC	R15	VMV3			
P2	IO183PDB6V2	R16	VCCPLD			
P3	IO187NPB6V2	R17	GDB1/IO109PPB3V2			
P4	IO184NPB6V2	R18	GDC1/IO108PDB3V2			
P5	IO176PPB6V1	R19	IO99NDB3V1			
P6	IO182PDB6V1	R20	VCC			
P7	IO182NDB6V1	R21	IO98NDB3V1			
P8	VCCIB6	R22	IO101PDB3V1			
P9	GND	T1	NC			
P10	VCC	T2	IO177NDB6V1			
P11	VCC	Т3	NC			
P12	VCC	T4	IO171PDB6V0			
P13	VCC	T5	IO171NDB6V0			
P14	GND	Т6	GEC1/IO169PPB6V0			
P15	VCCIB3	T7	VCOMPLE			
P16	GDB0/IO109NPB3V2	Т8	GNDQ			
P17	IO97NDB3V1	Т9	GEA2/IO166PPB5V3			
P18	IO97PDB3V1	T10	IO145NDB5V1			
P19	IO99PDB3V1	T11	IO141NDB5V0			
P20	VMV3	T12	IO139NDB5V0			
P21	IO98PDB3V1	T13	IO119NDB4V1			
P22	IO95NDB3V1	T14	IO119PDB4V1			
R1	NC	T15	GNDQ			
R2	IO177PDB6V1	T16	VCOMPLD			
R3	VCC	T17	VJTAG			
R4	IO176NPB6V1	T18	GDC0/IO108NDB3V2			
R5	IO174NDB6V0	T19	GDA1/IO110PDB3V2			
R6	IO174PDB6V0	T20	NC			
R7	GEC0/IO169NPB6V0	T21	IO103PDB3V2			
R8	VMV5	T22	IO101NDB3V1			

FG484		
Pin Number	A3PE1500 Function	
U1	IO175PPB6V1	
U2	IO173PDB6V0	
U3	IO173NDB6V0	
U4	GEB1/IO168PDB6V0	
U5	GEB0/IO168NDB6V0	
U6	VMV6	
U7	VCCPLE	
U8	IO166NPB5V3	
U9	IO157PPB5V2	
U10	IO145PDB5V1	
U11	IO141PDB5V0	
U12	IO139PDB5V0	
U13	IO121NDB4V1	
U14	IO121PDB4V1	
U15	VMV4	
U16	ТСК	
U17	VPUMP	
U18	TRST	
U19	GDA0/IO110NDB3V2	
U20	NC	
U21	IO103NDB3V2	
U22	IO105PDB3V2	
V1	NC	
V2	IO175NPB6V1	
V3	GND	
V4	GEA1/IO167PDB6V0	
V5	GEA0/IO167NDB6V0	
V6	GNDQ	
V7	GEC2/IO164PDB5V3	
V8	IO157NPB5V2	
V9	IO151NDB5V2	
V10	IO151PDB5V2	
V11	IO137NDB5V0	
V12	IO137PDB5V0	
V13	IO123NDB4V1	
V14	IO123PDB4V1	



Datasheet Information

Revision	Changes	Page
Advance v0.5 (continued)	The "I/O User Input/Output" pin description was updated to include information on what happens when the pin is unused.	2-50
	The "JTAG Pins" section was updated to include information on what happens when the pin is unused.	2-51
	The "Programming" section was updated to include information concerning serialization.	2-53
	The "JTAG 1532" section was updated to include SAMPLE/PRELOAD information.	2-54
	The "DC and Switching Characteristics" chapter was updated with new information.	Starting on page 3-1
	Table 3-6 was updated.	3-5
	In Table 3-10, PAC4 was updated.	3-8
	Table 3-19 was updated.	3-20
	The note in Table 3-24 was updated.	3-23
	All Timing Characteristics tables were updated from LVTTL to Register Delays	3-26 to 3-64
	The Timing Characteristics for RAM4K9, RAM512X18, and FIFO were updated.	3-74 to 3-79
	F <sub>TCKMAX</sub> was updated in Table 3-98.	3-80
Advance v0.4 (October 2005)	The "Packaging Tables" table was updated.	ii
Advance v0.3	Figure 2-11 was updated.	2-9
	The "Clock Resources (VersaNets)" section was updated.	2-9
	The "VersaNet Global Networks and Spine Access" section was updated.	2-9
	The "PLL Macro" section was updated.	2-15
	Figure 2-27 was updated.	2-28
	Figure 2-20 was updated.	2-19
	Table 2-5 was updated.	2-25
	Table 2-6 was updated.	2-25
	The "FIFO Flag Usage Considerations" section was updated.	2-27
	Table 2-33 was updated.	2-51
	Figure 2-24 was updated.	2-31
	The "Cold-Sparing Support" section is new.	2-34
	Table 2-45 was updated.	2-64
	Table 2-48 was updated.	2-81
	Pin descriptions in the "JTAG Pins" section were updated.	2-51
	The "Pin Descriptions" section was updated.	
	Table 3-7 was updated.	3-6