

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


Details

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	516096
Number of I/O	221
Number of Gates	3000000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	324-BGA
Supplier Device Package	324-FBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a3pe3000-fg324

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

ProASIC3E Ordering Information



SRAM and FIFO

ProASIC3E devices have embedded SRAM blocks along their north and south sides. Each variableaspect-ratio SRAM block is 4,608 bits in size. Available memory configurations are 256×18, 512×9, 1k×4, 2k×2, and 4k×1 bits. The individual blocks have independent read and write ports that can be configured with different bit widths on each port. For example, data can be sent through a 4-bit port and read as a single bitstream. The embedded SRAM blocks can be initialized via the device JTAG port (ROM emulation mode) using the UJTAG macro.

In addition, every SRAM block has an embedded FIFO control unit. The control unit allows the SRAM block to be configured as a synchronous FIFO without using additional core VersaTiles. The FIFO width and depth are programmable. The FIFO also features programmable Almost Empty (AEMPTY) and Almost Full (AFULL) flags in addition to the normal Empty and Full flags. The embedded FIFO control unit contains the counters necessary for generation of the read and write address pointers. The embedded SRAM/FIFO blocks can be cascaded to create larger configurations.

PLL and CCC

ProASIC3E devices provide designers with very flexible clock conditioning capabilities. Each member of the ProASIC3E family contains six CCCs, each with an integrated PLL.

The six CCC blocks are located at the four corners and the centers of the east and west sides.

To maximize user I/Os, only the center east and west PLLs are available in devices using the PQ208 package. However, all six CCC blocks are still usable; the four corner CCCs allow simple clock delay operations as well as clock spine access.

The inputs of the six CCC blocks are accessible from the FPGA core or from one of several inputs located near the CCC that have dedicated connections to the CCC block.

The CCC block has these key features:

- Wide input frequency range (f_{IN CCC}) = 1.5 MHz to 350 MHz
- Output frequency range ($f_{OUT CCC}$) = 0.75 MHz to 350 MHz
- Clock delay adjustment via programmable and fixed delays from -7.56 ns to +11.12 ns
- 2 programmable delay types for clock skew minimization
- Clock frequency synthesis

Additional CCC specifications:

- Internal phase shift = 0°, 90°, 180°, and 270°. Output phase shift depends on the output divider configuration.
- Output duty cycle = 50% ± 1.5% or better
- Low output jitter: worst case < 2.5% × clock period peak-to-peak period jitter when single global network used
- Maximum acquisition time = 300 µs
- Low power consumption of 5 mW
- Exceptional tolerance to input period jitter— allowable input jitter is up to 1.5 ns
- Four precise phases; maximum misalignment between adjacent phases of 40 ps × (350 MHz / f_{OUT_CCC})

Global Clocking

ProASIC3E devices have extensive support for multiple clocking domains. In addition to the CCC and PLL support described above, there is a comprehensive global clock distribution network.

Each VersaTile input and output port has access to nine VersaNets: six chip (main) and three quadrant global networks. The VersaNets can be driven by the CCC or directly accessed from the core via multiplexers (MUXes). The VersaNets can be used to distribute low-skew clock signals or for rapid distribution of high fanout nets.




Figure 2-4 • Output Buffer Model and Delays (example)




Figure 2-5 • Tristate Output Buffer Timing Model and Delays (example)

Temperature	Time before Failure
85°C	2 years
100°C	6 months

Table 2-23 • Schmitt Trigger Input Hysteresis

Hysteresis Voltage Value (typ.) for Schmitt Mode Input Buffers

Input Buffer Configuration	Hysteresis Value (typ.)
3.3 V LVTTL/LVCMOS/PCI/PCI-X (Schmitt trigger mode)	240 mV
2.5 V LVCMOS (Schmitt trigger mode)	140 mV
1.8 V LVCMOS (Schmitt trigger mode)	80 mV
1.5 V LVCMOS (Schmitt trigger mode)	60 mV

Table 2-24 • I/O Input Rise Time, Fall Time, and Related I/O Reliability*

Input Buffer	Input Rise/Fall Time (min.)	Input Rise/Fall Time (max.)	Reliability
LVTTL/LVCMOS (Schmitt trigger disabled)	No requirement	10 ns *	20 years (110°C)
LVTTL/LVCMOS (Schmitt trigger enabled)		No requirement, but input noise voltage cannot exceed Schmitt hysteresis.	·) · · ·
HSTL/SSTL/GTL	No requirement	10 ns *	10 years (100°C)
LVDS/B-LVDS/M-LVDS/ LVPECL	No requirement	10 ns *	10 years (100°C)

Note: *For clock signals and similar edge-generating signals, refer to the "ProASIC3/E SSO and Pin Placement Guidelines" chapter of the ProASIC3E FPGA Fabric User's Guide. The maximum input rise/fall time is related to the noise induced into the input buffer trace. If the noise is low, then the rise time and fall time of input buffers can be increased beyond the maximum value. The longer the rise/fall times, the more susceptible the input signal is to the board noise. Microsemi recommends signal integrity evaluation/characterization of the system to ensure that there is no excessive noise coupling into input signals.

ProASIC3E DC and Switching Characteristics

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{zLS}	t _{zHS}	Units
4 mA	Std.	0.66	12.00	0.04	1.51	1.66	0.43	12.23	11.61	2.72	2.20	14.46	13.85	ns
	-1	0.56	10.21	0.04	1.29	1.41	0.36	10.40	9.88	2.31	1.87	12.30	11.78	ns
	-2	0.49	8.96	0.03	1.13	1.24	0.32	9.13	8.67	2.03	1.64	10.80	10.34	ns
8 mA	Std.	0.66	8.73	0.04	1.51	1.66	0.43	8.89	8.01	3.10	2.93	11.13	10.25	ns
	-1	0.56	7.43	0.04	1.29	1.41	0.36	7.57	6.82	2.64	2.49	9.47	8.72	ns
	-2	0.49	6.52	0.03	1.13	1.24	0.32	6.64	5.98	2.32	2.19	8.31	7.65	ns
12 mA	Std.	0.66	6.77	0.04	1.51	1.66	0.43	6.90	6.11	3.37	3.39	9.14	8.34	ns
	-1	0.56	5.76	0.04	1.29	1.41	0.36	5.87	5.20	2.86	2.89	7.77	7.10	ns
	-2	0.49	5.06	0.03	1.13	1.24	0.32	5.15	4.56	2.51	2.53	6.82	6.23	ns
16 mA	Std.	0.66	6.31	0.04	1.51	1.66	0.43	6.42	5.73	3.42	3.52	8.66	7.96	ns
	-1	0.56	5.37	0.04	1.29	1.41	0.36	5.46	4.87	2.91	3.00	7.37	6.77	ns
	-2	0.49	4.71	0.03	1.13	1.24	0.32	4.80	4.28	2.56	2.63	6.47	5.95	ns
24 mA	Std.	0.66	5.93	0.04	1.51	1.66	0.43	6.04	5.70	3.49	4.00	8.28	7.94	ns
	-1	0.56	5.05	0.04	1.29	1.41	0.36	5.14	4.85	2.97	3.40	7.04	6.75	ns
	-2	0.49	4.43	0.03	1.13	1.24	0.32	4.51	4.26	2.61	2.99	6.18	5.93	ns

Table 2-36 • 2.5 V LVCMOS Low Slew

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V

ProASIC3E DC and Switching Characteristics

Timing Characteristics

Table 2-39 • 1.8 V LVCMOS High Slew

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V

Drive Strength	Speed	•		•	•	4	4	•		4	•		•	Units
Strength	Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
2 mA	Std.	0.66	12.10	0.04	1.45	1.91	0.43	9.59	12.10	2.78	1.64	11.83	14.34	ns
	-1	0.56	10.30	0.04	1.23	1.62	0.36	8.16	10.30	2.37	1.39	10.06	12.20	ns
	-2	0.49	9.04	0.03	1.08	1.42	0.32	7.16	9.04	2.08	1.22	8.83	10.71	ns
4 mA	Std.	0.66	7.05	0.04	1.45	1.91	0.43	6.20	7.05	3.25	2.86	8.44	9.29	ns
	-1	0.56	6.00	0.04	1.23	1.62	0.36	5.28	6.00	2.76	2.44	7.18	7.90	ns
	-2	0.49	5.27	0.03	1.08	1.42	0.32	4.63	5.27	2.43	2.14	6.30	6.94	ns
6 mA	Std.	0.66	4.52	0.04	1.45	1.91	0.43	4.47	4.52	3.57	3.47	6.70	6.76	ns
	-1	0.56	3.85	0.04	1.23	1.62	0.36	3.80	3.85	3.04	2.95	5.70	5.75	ns
	-2	0.49	3.38	0.03	1.08	1.42	0.32	3.33	3.38	2.66	2.59	5.00	5.05	ns
8 mA	Std.	0.66	4.12	0.04	1.45	1.91	0.43	4.20	3.99	3.63	3.62	6.43	6.23	ns
	-1	0.56	3.51	0.04	1.23	1.62	0.36	3.57	3.40	3.09	3.08	5.47	5.30	ns
	-2	0.49	3.08	0.03	1.08	1.42	0.32	3.14	2.98	2.71	2.71	4.81	4.65	ns
12 mA	Std.	0.66	3.80	0.04	1.45	1.91	0.43	3.87	3.09	3.73	4.24	6.10	5.32	ns
	-1	0.56	3.23	0.04	1.23	1.62	0.36	3.29	2.63	3.18	3.60	5.19	4.53	ns
	-2	0.49	2.83	0.03	1.08	1.42	0.32	2.89	2.31	2.79	3.16	4.56	3.98	ns
16 mA	Std.	0.66	3.80	0.04	1.45	1.91	0.43	3.87	3.09	3.73	4.24	6.10	5.32	ns
	-1	0.56	3.23	0.04	1.23	1.62	0.36	3.29	2.63	3.18	3.60	5.19	4.53	ns
	-2	0.49	2.83	0.03	1.08	1.42	0.32	2.89	2.31	2.79	3.16	4.56	3.98	ns

Notes:

1. Software default selection highlighted in gray.

Drive Speed														
Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{zLS}	t _{zHS}	Units	
Std.	0.66	15.84	0.04	1.45	1.91	0.43	15.65	15.84	2.78	1.58	17.89	18.07	ns	
–1	0.56	13.47	0.04	1.23	1.62	0.36	13.31	13.47	2.37	1.35	15.22	15.37	ns	
-2	0.49	11.83	0.03	1.08	1.42	0.32	11.69	11.83	2.08	1.18	13.36	13.50	ns	
Std.	0.66	11.39	0.04	1.45	1.91	0.43	11.60	10.76	3.26	2.77	13.84	12.99	ns	
-1	0.56	9.69	0.04	1.23	1.62	0.36	9.87	9.15	2.77	2.36	11.77	11.05	ns	
-2	0.49	8.51	0.03	1.08	1.42	0.32	8.66	8.03	2.43	2.07	10.33	9.70	ns	
Std.	0.66	8.97	0.04	1.45	1.91	0.43	9.14	8.10	3.57	3.36	11.37	10.33	ns	
-1	0.56	7.63	0.04	1.23	1.62	0.36	7.77	6.89	3.04	2.86	9.67	8.79	ns	
-2	0.49	6.70	0.03	1.08	1.42	0.32	6.82	6.05	2.66	2.51	8.49	7.72	ns	
Std.	0.66	8.35	0.04	1.45	1.91	0.43	8.50	7.59	3.64	3.52	10.74	9.82	ns	
-1	0.56	7.10	0.04	1.23	1.62	0.36	7.23	6.45	3.10	3.00	9.14	8.35	ns	
-2	0.49	6.24	0.03	1.08	1.42	0.32	6.35	5.66	2.72	2.63	8.02	7.33	ns	
Std.	0.66	7.94	0.04	1.45	1.91	0.43	8.09	7.56	3.74	4.11	10.32	9.80	ns	
-1	0.56	6.75	0.04	1.23	1.62	0.36	6.88	6.43	3.18	3.49	8.78	8.33	ns	
-2	0.49	5.93	0.03	1.08	1.42	0.32	6.04	5.65	2.79	3.07	7.71	7.32	ns	
Std.	0.66	7.94	0.04	1.45	1.91	0.43	8.09	7.56	3.74	4.11	10.32	9.80	ns	
-1	0.56	6.75	0.04	1.23	1.62	0.36	6.88	6.43	3.18	3.49	8.78	8.33	ns	
-2	0.49	5.93	0.03	1.08	1.42	0.32	6.04	5.65	2.79	3.07	7.71	7.32	ns	
	Grade Std. -1 -2 Std. -1	Grade tDOUT Std. 0.66 -1 0.56 -2 0.49 Std. 0.66 -2 0.49 Std. 0.56 -2 0.49 Std. 0.66 -2 0.49 Std. 0.66 -1 0.56	Grade t _{DOUT} t _{DP} Std. 0.66 15.84 -1 0.56 13.47 -2 0.49 11.83 Std. 0.66 11.39 -2 0.49 8.51 -1 0.56 8.97 -1 0.56 8.97 -2 0.49 8.51 Std. 0.66 8.97 -1 0.56 7.63 -1 0.56 7.63 -1 0.56 7.10 -1 0.56 7.10 -1 0.56 7.94 Std. 0.66 7.94 Std. 0.66 7.94 -1 0.56 6.75 -2 0.49 5.93 Std. 0.66 7.94 -1 0.56 6.75	Speed Grade toput tope tona Std. 0.66 15.84 0.04 -1 0.56 13.47 0.04 -2 0.49 11.83 0.03 Std. 0.66 11.39 0.04 -2 0.49 11.83 0.03 Std. 0.66 11.39 0.04 -1 0.56 9.69 0.04 -1 0.56 9.69 0.04 -1 0.56 8.97 0.04 -1 0.56 7.63 0.04 -1 0.56 7.10 0.04 -1 0.56 7.10 0.04 -1 0.56 7.10 0.04 -1 0.56 7.94 0.04 -1 0.56 5.93 0.03 Std. 0.66 7.94 0.04 -2 0.49 5.93 0.04	Speed Grade t _{DOUT} t _{DP} t _{DIN} t _{PY} Std. 0.66 15.84 0.04 1.45 -1 0.56 13.47 0.04 1.23 -2 0.49 11.83 0.03 1.08 Std. 0.66 11.39 0.04 1.23 -2 0.49 11.83 0.03 1.08 Std. 0.66 11.39 0.04 1.23 -1 0.56 9.69 0.04 1.23 -1 0.56 9.69 0.04 1.23 -2 0.49 8.51 0.03 1.08 Std. 0.66 8.97 0.04 1.23 -1 0.56 7.63 0.04 1.23 -1 0.56 7.10 0.04 1.23 -1 0.56 7.10 0.04 1.23 -2 0.49 6.24 0.03 1.08 Std. 0.66 7.94 0.04	Speed Grade t _{DOUT} t _{DP} t _{DIN} t _{PY} t _{PYS} Std. 0.66 15.84 0.04 1.45 1.91 -1 0.56 13.47 0.04 1.23 1.62 -2 0.49 11.83 0.03 1.08 1.42 Std. 0.66 11.39 0.04 1.45 1.91 -1 0.56 9.69 0.04 1.45 1.91 -1 0.56 9.69 0.04 1.42 1.91 -1 0.56 9.69 0.04 1.42 1.91 -1 0.56 9.69 0.04 1.42 1.91 -1 0.56 7.63 0.04 1.42 1.91 -1 0.56 7.63 0.04 1.45 1.91 -1 0.56 7.10 0.04 1.45 1.91 -1 0.56 7.10 0.04 1.45 1.91 -1 0.56 7.94	Speed Gradetooltoptolltop	Speed GradetootoptontoptoptoptoptoptoptoptoptoptopStd.0.6615.840.041.451.910.4315.65-10.5613.470.041.231.620.3613.31-20.4911.830.031.081.420.3211.69Std.0.6611.390.041.451.910.4311.69Std.0.669.690.041.451.910.4311.69-10.569.690.041.451.910.439.87-20.498.510.031.081.420.328.66Std.0.668.970.041.451.910.439.14-10.567.630.041.451.910.439.14-10.567.630.041.451.910.438.69Std.0.668.350.041.451.910.438.50-20.496.700.031.081.420.326.35Std.0.667.940.041.451.910.438.09-10.567.940.041.451.910.438.09-10.567.940.041.451.910.438.09-10.567.940.041.451.910.438.09-10.567.940.04 <td>Speed GradetoouttoptontontepytepysteouttzLtzHStd.0.6615.840.041.451.910.4315.6515.84-10.5613.470.041.231.620.3613.3113.47-20.4911.830.031.081.420.3211.6911.83Std.0.6611.390.041.451.910.4311.6010.76-10.569.690.041.231.620.369.879.15-20.498.510.031.081.420.328.668.03Std.0.668.970.041.231.620.369.879.15-20.498.510.031.081.420.328.668.03Std.0.668.970.041.231.620.367.776.89-20.496.700.031.081.420.326.826.05Std.0.668.350.041.451.910.438.507.59-10.567.100.041.451.910.438.097.56-20.496.240.031.081.420.326.355.66Std.0.667.940.041.451.910.438.097.56-10.566.750.041.231.620.366.886.43<t< td=""><td>Speed GradetDOUTtDPtDINtPYtPYStEOUTtZLtZHtLStd.0.6615.840.041.451.910.4315.6515.842.78-10.5613.470.041.231.620.3613.3113.472.37-20.4911.830.031.081.420.3211.6911.832.08Std.0.6611.390.041.451.910.4311.6010.763.26-10.569.690.041.451.910.4311.6010.763.26-10.569.690.041.451.910.4311.6010.763.26-10.569.690.041.451.910.439.879.152.77-20.498.510.031.081.420.328.668.032.43Std.0.668.970.041.451.910.439.148.103.57-10.567.630.041.451.910.439.148.103.57-10.567.630.041.451.910.439.148.103.57-10.567.100.041.451.910.438.507.593.64-10.567.100.041.231.620.366.355.662.72Std.0.667.940.041.451.910.4</td><td>Speed Grade t_{DOUT} t_{DP} t_{DN} t_{PY} t_{PYS} t_{EOUT} t_{ZL} t_{ZH} t_{LZ} t_{LZ} Std. 0.66 15.84 0.04 1.45 1.91 0.43 15.65 15.84 2.78 1.58 -1 0.56 13.47 0.04 1.23 1.62 0.36 13.31 13.47 2.37 1.35 -2 0.49 11.83 0.03 1.08 1.42 0.32 11.69 11.83 2.08 1.18 Std. 0.66 11.39 0.04 1.45 1.91 0.43 11.60 10.76 3.26 2.77 -1 0.56 9.69 0.04 1.23 1.62 0.36 9.87 9.15 2.77 2.36 -2 0.49 8.51 0.03 1.08 1.42 0.32 8.66 8.03 2.43 2.07 Std. 0.66 8.97 0.04 1.45 1.91 0.43 8.10</td><td>Speed Gradetooto</td><td>Speed Gradetooto</td></t<></td>	Speed GradetoouttoptontontepytepysteouttzLtzHStd.0.6615.840.041.451.910.4315.6515.84-10.5613.470.041.231.620.3613.3113.47-20.4911.830.031.081.420.3211.6911.83Std.0.6611.390.041.451.910.4311.6010.76-10.569.690.041.231.620.369.879.15-20.498.510.031.081.420.328.668.03Std.0.668.970.041.231.620.369.879.15-20.498.510.031.081.420.328.668.03Std.0.668.970.041.231.620.367.776.89-20.496.700.031.081.420.326.826.05Std.0.668.350.041.451.910.438.507.59-10.567.100.041.451.910.438.097.56-20.496.240.031.081.420.326.355.66Std.0.667.940.041.451.910.438.097.56-10.566.750.041.231.620.366.886.43 <t< td=""><td>Speed GradetDOUTtDPtDINtPYtPYStEOUTtZLtZHtLStd.0.6615.840.041.451.910.4315.6515.842.78-10.5613.470.041.231.620.3613.3113.472.37-20.4911.830.031.081.420.3211.6911.832.08Std.0.6611.390.041.451.910.4311.6010.763.26-10.569.690.041.451.910.4311.6010.763.26-10.569.690.041.451.910.4311.6010.763.26-10.569.690.041.451.910.439.879.152.77-20.498.510.031.081.420.328.668.032.43Std.0.668.970.041.451.910.439.148.103.57-10.567.630.041.451.910.439.148.103.57-10.567.630.041.451.910.439.148.103.57-10.567.100.041.451.910.438.507.593.64-10.567.100.041.231.620.366.355.662.72Std.0.667.940.041.451.910.4</td><td>Speed Grade t_{DOUT} t_{DP} t_{DN} t_{PY} t_{PYS} t_{EOUT} t_{ZL} t_{ZH} t_{LZ} t_{LZ} Std. 0.66 15.84 0.04 1.45 1.91 0.43 15.65 15.84 2.78 1.58 -1 0.56 13.47 0.04 1.23 1.62 0.36 13.31 13.47 2.37 1.35 -2 0.49 11.83 0.03 1.08 1.42 0.32 11.69 11.83 2.08 1.18 Std. 0.66 11.39 0.04 1.45 1.91 0.43 11.60 10.76 3.26 2.77 -1 0.56 9.69 0.04 1.23 1.62 0.36 9.87 9.15 2.77 2.36 -2 0.49 8.51 0.03 1.08 1.42 0.32 8.66 8.03 2.43 2.07 Std. 0.66 8.97 0.04 1.45 1.91 0.43 8.10</td><td>Speed Gradetooto</td><td>Speed Gradetooto</td></t<>	Speed GradetDOUTtDPtDINtPYtPYStEOUTtZLtZHtLStd.0.6615.840.041.451.910.4315.6515.842.78-10.5613.470.041.231.620.3613.3113.472.37-20.4911.830.031.081.420.3211.6911.832.08Std.0.6611.390.041.451.910.4311.6010.763.26-10.569.690.041.451.910.4311.6010.763.26-10.569.690.041.451.910.4311.6010.763.26-10.569.690.041.451.910.439.879.152.77-20.498.510.031.081.420.328.668.032.43Std.0.668.970.041.451.910.439.148.103.57-10.567.630.041.451.910.439.148.103.57-10.567.630.041.451.910.439.148.103.57-10.567.100.041.451.910.438.507.593.64-10.567.100.041.231.620.366.355.662.72Std.0.667.940.041.451.910.4	Speed Grade t _{DOUT} t _{DP} t _{DN} t _{PY} t _{PYS} t _{EOUT} t _{ZL} t _{ZH} t _{LZ} t _{LZ} Std. 0.66 15.84 0.04 1.45 1.91 0.43 15.65 15.84 2.78 1.58 -1 0.56 13.47 0.04 1.23 1.62 0.36 13.31 13.47 2.37 1.35 -2 0.49 11.83 0.03 1.08 1.42 0.32 11.69 11.83 2.08 1.18 Std. 0.66 11.39 0.04 1.45 1.91 0.43 11.60 10.76 3.26 2.77 -1 0.56 9.69 0.04 1.23 1.62 0.36 9.87 9.15 2.77 2.36 -2 0.49 8.51 0.03 1.08 1.42 0.32 8.66 8.03 2.43 2.07 Std. 0.66 8.97 0.04 1.45 1.91 0.43 8.10	Speed Gradetooto	Speed Gradetooto	

Table 2-40 • 1.8 V LVCMOS Low SlewCommercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V

static Microsemi.

ProASIC3E DC and Switching Characteristics

1.5 V LVCMOS (JESD8-11)

Low-Voltage CMOS for 1.5 V is an extension of the LVCMOS standard (JESD8-5) used for generalpurpose 1.5 V applications. It uses a 1.5 V input buffer and a push-pull output buffer.

1.5 V LVCMOS	VIL		VIH		VOL	VOH	IOL	юн	IOSL	IOSH	IIL ¹	IIH ²
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μA ⁴	μA ⁴
2 mA	-0.3	0.30 * VCCI	0.7 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	2	2	16	13	10	10
4 mA	-0.3	0.30 * VCCI	0.7 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	4	4	33	25	10	10
6 mA	-0.3	0.30 * VCCI	0.7 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	6	6	39	32	10	10
8 mA	-0.3	0.30 * VCCI	0.7 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	8	8	55	66	10	10
12 mA	-0.3	0.30 * VCCI	0.7 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	12	12	55	66	10	10

Table 2-41 • Minimum and Maximum DC Input and Output Levels

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V< VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

4. Currents are measured at 85°C junction temperature.

5. Software default selection highlighted in gray.

Test Point
Datapath
$$\downarrow$$
 35 pF
$$R = 1 k$$
Test Point
Enable Path \downarrow

$$R to VCCI for t_{LZ} / t_{ZL} / t_{ZLS}$$

$$R to GND for t_{HZ} / t_{ZH} / t_{ZHS} / t_{ZL} / t_{ZLS}$$

$$35 pF for t_{ZH} / t_{ZHS} / t_{ZL} / t_{ZLS}$$

Figure 2-10 • AC Loading

Table 2-42 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	C _{LOAD} (pF)		
0	1.5	0.75	_	35		

Note: *Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points.

ProASIC3E DC and Switching Characteristics

SSTL3 Class II

Stub-Speed Terminated Logic for 3.3 V memory bus standard (JESD8-8). ProASIC3E devices support Class II. This provides a differential amplifier input buffer and a push-pull output buffer.

Table 2-75 • Minimum and Maximum DC Input and Output Levels

SSTL3 Class II		VIL	VIH		VOL	VOH	IOL	IOH	IOSL	IOSH	IIL	IIH
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ¹	Max. mA ¹	μA²	μA²
21 mA	-0.3	VREF – 0.2	VREF + 0.2	3.6	0.5	VCCI – 0.9	21	21	109	103	10	10

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.




Figure 2-21 • AC Loading

Table 2-76 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	VTT (typ.) (V)	C _{LOAD} (pF)
VREF – 0.2	VREF + 0.2	1.5	1.5	1.485	30

Note: *Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points.

Timing Characteristics


Table 2-77 • SSTL3 Class II

```
Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V,
Worst-Case VCCI = 3.0 V, VREF = 1.5 V
```

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
Std.	0.66	2.07	0.04	1.25	0.43	2.10	1.67			4.34	3.91	ns
-1	0.56	1.76	0.04	1.06	0.36	1.79	1.42			3.69	3.32	ns
-2	0.49	1.54	0.03	0.93	0.32	1.57	1.25			3.24	2.92	ns

ProASIC3E DC and Switching Characteristics

Output Register





Timing Characteristics

Table 2-87 • Output Data Register Propagation DelaysCommercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	-2	-1	Std.	Units
t _{OCLKQ}	Clock-to-Q of the Output Data Register	0.59	0.67	0.79	ns
t _{OSUD}	Data Setup Time for the Output Data Register	0.31	0.36	0.42	ns
t _{OHD}	Data Hold Time for the Output Data Register	0.00	0.00	0.00	ns
t _{OSUE}	Enable Setup Time for the Output Data Register	0.44	0.50	0.59	ns
t _{OHE}	Enable Hold Time for the Output Data Register	0.00	0.00	0.00	ns
t _{OCLR2Q}	Asynchronous Clear-to-Q of the Output Data Register	0.80	0.91	1.07	ns
t _{OPRE2Q}	Asynchronous Preset-to-Q of the Output Data Register	0.80	0.91	1.07	ns
t _{OREMCLR}	Asynchronous Clear Removal Time for the Output Data Register	0.00	0.00	0.00	ns
t _{ORECCLR}	Asynchronous Clear Recovery Time for the Output Data Register	0.22	0.25	0.30	ns
t _{OREMPRE}	Asynchronous Preset Removal Time for the Output Data Register	0.00	0.00	0.00	ns
t _{ORECPRE}	Asynchronous Preset Recovery Time for the Output Data Register	0.22	0.25	0.30	ns
t _{OWCLR}	Asynchronous Clear Minimum Pulse Width for the Output Data Register	0.22	0.25	0.30	ns
t _{OWPRE}	Asynchronous Preset Minimum Pulse Width for the Output Data Register	0.22	0.25	0.30	ns
t _{OCKMPWH}	Clock Minimum Pulse Width High for the Output Data Register	0.36	0.41	0.48	ns
t _{OCKMPWL}	Clock Minimum Pulse Width Low for the Output Data Register	0.32	0.37	0.43	ns



ProASIC3E DC and Switching Characteristics

Output DDR Module






Figure 2-32 • Output DDR Timing Model


Table 2-91 • Parameter Definitions


Parameter Name	Parameter Definition	Measuring Nodes (from, to)
t _{DDROCLKQ}	Clock-to-Out	B, E
t _{DDROCLR2Q}	Asynchronous Clear-to-Out	C, E
t _{DDROREMCLR}	Clear Removal	C, B
t _{DDRORECCLR}	Clear Recovery	С, В
tDDROSUD1	Data Setup Data_F	A, B
t _{DDROSUD2}	Data Setup Data_R	D, B
t _{DDROHD1}	Data Hold Data_F	A, B
t _{DDROHD2}	Data Hold Data_R	D, B













Pin Descriptions and Packaging

VJTAG

JTAG Supply Voltage

Low power flash devices have a separate bank for the dedicated JTAG pins. The JTAG pins can be run at any voltage from 1.5 V to 3.3 V (nominal). Isolating the JTAG power supply in a separate I/O bank gives greater flexibility in supply selection and simplifies power supply and PCB design. If the JTAG interface is neither used nor planned for use, the VJTAG pin together with the TRST pin could be tied to GND. It should be noted that VCC is required to be powered for JTAG operation; VJTAG alone is insufficient. If a device is in a JTAG chain of interconnected boards, the board containing the device can be powered down, provided both VJTAG and VCC to the part remain powered; otherwise, JTAG signals will not be able to transition the device, even in bypass mode.

Microsemi recommends that VPUMP and VJTAG power supplies be kept separate with independent filtering capacitors rather than supplying them from a common rail.

VPUMP Programming Supply Voltage

For programming, VPUMP should be 3.3 V nominal. During normal device operation, VPUMP can be left floating or can be tied (pulled up) to any voltage between 0 V and the VPUMP maximum. Programming power supply voltage (VPUMP) range is listed in the datasheet.

When the VPUMP pin is tied to ground, it will shut off the charge pump circuitry, resulting in no sources of oscillation from the charge pump circuitry.

For proper programming, 0.01 μ F and 0.33 μ F capacitors (both rated at 16 V) are to be connected in parallel across VPUMP and GND, and positioned as close to the FPGA pins as possible.

Microsemi recommends that VPUMP and VJTAG power supplies be kept separate with independent filtering capacitors rather than supplying them from a common rail.

User-Defined Supply Pins

VREF

I/O Voltage Reference

Reference voltage for I/O minibanks. VREF pins are configured by the user from regular I/Os, and any I/O in a bank, except JTAG I/Os, can be designated the voltage reference I/O. Only certain I/O standards require a voltage reference—HSTL (I) and (II), SSTL2 (I) and (II), SSTL3 (I) and (II), and GTL/GTL+. One VREF pin can support the number of I/Os available in its minibank.

User Pins

I/O

User Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Input and output signal levels are compatible with the I/O standard selected.

During programming, I/Os become tristated and weakly pulled up to VCCI. With VCCI, VMV, and VCC supplies continuously powered up, when the device transitions from programming to operating mode, the I/Os are instantly configured to the desired user configuration.

Unused I/Os are configured as follows:

- Output buffer is disabled (with tristate value of high impedance)
- Input buffer is disabled (with tristate value of high impedance)
- Weak pull-up is programmed

GL Globals

GL I/Os have access to certain clock conditioning circuitry (and the PLL) and/or have direct access to the global network (spines). Additionally, the global I/Os can be used as regular I/Os, since they have identical capabilities. Unused GL pins are configured as inputs with pull-up resistors.

See more detailed descriptions of global I/O connectivity in the "Clock Conditioning Circuits in Low Power Flash Devices and Mixed Signal FPGAs" chapter of the *ProASIC3E FPGA Fabric User's Guide*. All inputs labeled GC/GF are direct inputs into the quadrant clocks. For example, if GAA0 is used for an input, GAA1 and GAA2 are no longer available for input to the quadrant globals. All inputs labeled GC/GF are direct inputs into the chip-level globals, and the rest are connected to the quadrant globals. The inputs to the global network are multiplexed, and only one input can be used as a global input.

Microsemi

Package Pin Assignments

PQ208			PQ208		PQ208		
Pin Number A3PE600 Function		Pin Number A3PE600 Function		Pin Number	A3PE600 Function		
1	GND	37	IO112PDB6V1	72	VCCIB5		
2	GNDQ	38	IO112NDB6V1	73	IO85NPB5V0		
3	VMV7	39	IO108PSB6V0	74	IO84NPB5V0		
4	GAB2/IO133PSB7V1	40	VCCIB6	75	IO85PPB5V0		
5	GAA2/IO134PDB7V1	41	GND	76	IO84PPB5V0		
6	IO134NDB7V1	42	IO106PDB6V0	77	IO83NPB5V0		
7	GAC2/IO132PDB7V1	43	IO106NDB6V0	78	IO82NPB5V0		
8	IO132NDB7V1	44	GEC1/IO104PDB6V0	79	IO83PPB5V0		
9	IO130PDB7V1	45	GEC0/IO104NDB6V	80	IO82PPB5V0		
10	IO130NDB7V1		0	81	GND		
11	IO127PDB7V1	46	GEB1/IO103PPB6V0	82	IO80NDB4V1		
12	IO127NDB7V1	47	GEA1/IO102PPB6V0	83	IO80PDB4V1		
13	IO126PDB7V0	48	GEB0/IO103NPB6V0	84	IO79NPB4V1		
14	IO126NDB7V0	49	GEA0/IO102NPB6V0	85	IO78NPB4V1		
15	IO124PSB7V0	50	VMV6	86	IO79PPB4V1		
16	VCC	51	GNDQ	87	IO78PPB4V1		
17	GND	52	GND	88	VCC		
18	VCCIB7	53	VMV5	89	VCCIB4		
19	IO122PPB7V0	54	GNDQ	90	IO76NDB4V1		
20	IO121PSB7V0	55	IO101NDB5V2	91	IO76PDB4V1		
21	IO122NPB7V0	56	GEA2/IO101PDB5V2	92	IO72NDB4V0		
22	GFC1/IO120PSB7V0	57	IO100NDB5V2	93	IO72PDB4V0		
23	GFB1/IO119PDB7V0	58	GEB2/IO100PDB5V2	94	IO70NDB4V0		
24	GFB0/IO119NDB7V0	59	IO99NDB5V2	95	GDC2/IO70PDB4V0		
25	VCOMPLF	60	GEC2/IO99PDB5V2	96	IO68NDB4V0		
26	GFA0/IO118NPB6V1	61	IO98PSB5V2	97	GND		
27	VCCPLF	62	VCCIB5	98	GDA2/IO68PDB4V0		
28	GFA1/IO118PPB6V1	63	IO96PSB5V2	99	GDB2/IO69PSB4V0		
29	GND	64	IO94NDB5V1	100	GNDQ		
30	GFA2/IO117PDB6V1	65	GND	101	ТСК		
31	IO117NDB6V1	66	IO94PDB5V1	102	TDI		
32	GFB2/IO116PPB6V1	67	IO92NDB5V1	103	TMS		
33	GFC2/IO115PPB6V1	68	IO92PDB5V1	104	VMV4		
34	IO116NPB6V1	69	IO88NDB5V0	105	GND		
35	IO115NPB6V1	70	IO88PDB5V0	106	VPUMP		
36	VCC	71	VCC	100	GNDQ		
50	000	L	·J	107			




Package Pin Assignments

FG256			FG256		FG256		
Pin Number	A3PE600 Function	Pin Number	A3PE600 Function	Pin Number	A3PE600 Function		
G13	GCC1/IO50PPB2V1	K1	GFC2/IO115PSB6V1	M5	VMV5		
G14	IO44NDB2V1	K2	IO113PPB6V1	M6	VCCIB5		
G15	IO44PDB2V1	K3	IO112PDB6V1	M7	VCCIB5		
G16	IO49NSB2V1	K4	IO112NDB6V1	M8	IO84NDB5V0		
H1	GFB0/IO119NPB7V0	K5	VCCIB6	M9	IO84PDB5V0		
H2	GFA0/IO118NDB6V1	K6	VCC	M10	VCCIB4		
H3	GFB1/IO119PPB7V0	K7	GND	M11	VCCIB4		
H4	VCOMPLF	K8	GND	M12	VMV3		
H5	GFC0/IO120NPB7V0	K9	GND	M13	VCCPLD		
H6	VCC	K10	GND	M14	GDB1/IO66PPB3V1		
H7	GND	K11	VCC	M15	GDC1/IO65PDB3V1		
H8	GND	K12	VCCIB3	M16	IO61NDB3V1		
H9	GND	K13	IO54NPB3V0	N1	IO105PDB6V0		
H10	GND	K14	IO57NPB3V0	N2	IO105NDB6V0		
H11	VCC	K15	IO55NPB3V0	N3	GEC1/IO104PPB6V0		
H12	GCC0/IO50NPB2V1	K16	IO57PPB3V0	N4	VCOMPLE		
H13	GCB1/IO51PPB2V1	L1	IO113NPB6V1	N5	GNDQ		
H14	GCA0/IO52NPB3V0	L2	IO109PPB6V0	N6	GEA2/IO101PPB5V2		
H15	VCOMPLC	L3	IO108PDB6V0	N7	IO92NDB5V1		
H16	GCB0/IO51NPB2V1	L4	IO108NDB6V0	N8	IO90NDB5V1		
J1	GFA2/IO117PSB6V1	L5	VCCIB6	N9	IO82NDB5V0		
J2	GFA1/IO118PDB6V1	L6	GND	N10	IO74NDB4V1		
J3	VCCPLF	L7	VCC	N11	IO74PDB4V1		
J4	IO116NDB6V1	L8	VCC	N12	GNDQ		
J5	GFB2/IO116PDB6V1	L9	VCC	N13	VCOMPLD		
J6	VCC	L10	VCC	N14	VJTAG		
J7	GND	L11	GND	N15	GDC0/IO65NDB3V1		
J8	GND	L12	VCCIB3	N16	GDA1/IO67PDB3V1		
J9	GND	L13	GDB0/IO66NPB3V1	P1	GEB1/IO103PDB6V0		
J10	GND	L14	IO60NDB3V1	P2	GEB0/IO103NDB6V0		
J11	VCC	L15	IO60PDB3V1	P3	VMV6		
J12	GCB2/IO54PPB3V0	L16	IO61PDB3V1	P4	VCCPLE		
J13	GCA1/IO52PPB3V0	M1	IO109NPB6V0	P5	IO101NPB5V2		
J14	GCC2/IO55PPB3V0	M2	IO106NDB6V0	P6	IO95PPB5V1		
J15	VCCPLC	M3	IO106PDB6V0	P7	IO92PDB5V1		
J16	GCA2/IO53PSB3V0	M4	GEC0/IO104NPB6V0	P8	IO90PDB5V1		



FG324



Note: This is the bottom view of the package.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at *http://www.microsemi.com/products/fpga-soc/solutions*.



	FG484		FG484
Pin Number	A3PE1500 Function	Pin Number	A3PE1500 Function
N17	IO91NPB3V0	R9	VCCIB5
N18	IO90NPB3V0	R10	VCCIB5
N19	IO91PPB3V0	R11	IO135NDB5V0
N20	GNDQ	R12	IO135PDB5V0
N21	IO93NDB3V0	R13	VCCIB4
N22	IO95PDB3V1	R14	VCCIB4
P1	NC	R15	VMV3
P2	IO183PDB6V2	R16	VCCPLD
P3	IO187NPB6V2	R17	GDB1/IO109PPB3V2
P4	IO184NPB6V2	R18	GDC1/IO108PDB3V2
P5	IO176PPB6V1	R19	IO99NDB3V1
P6	IO182PDB6V1	R20	VCC
P7	IO182NDB6V1	R21	IO98NDB3V1
P8	VCCIB6	R22	IO101PDB3V1
P9	GND	T1	NC
P10	VCC	T2	IO177NDB6V1
P11	VCC	Т3	NC
P12	VCC	T4	IO171PDB6V0
P13	VCC	Т5	IO171NDB6V0
P14	GND	Т6	GEC1/IO169PPB6V0
P15	VCCIB3	T7	VCOMPLE
P16	GDB0/IO109NPB3V2	Т8	GNDQ
P17	IO97NDB3V1	Т9	GEA2/IO166PPB5V3
P18	IO97PDB3V1	T10	IO145NDB5V1
P19	IO99PDB3V1	T11	IO141NDB5V0
P20	VMV3	T12	IO139NDB5V0
P21	IO98PDB3V1	T13	IO119NDB4V1
P22	IO95NDB3V1	T14	IO119PDB4V1
R1	NC	T15	GNDQ
R2	IO177PDB6V1	T16	VCOMPLD
R3	VCC	T17	VJTAG
R4	IO176NPB6V1	T18	GDC0/IO108NDB3V2
R5	IO174NDB6V0	T19	GDA1/IO110PDB3V2
R6	IO174PDB6V0	T20	NC
R7	GEC0/IO169NPB6V0	T21	IO103PDB3V2
R8	VMV5	T22	IO101NDB3V1

FG484					
Pin Number	A3PE1500 Function				
U1	IO175PPB6V1				
U2	IO173PDB6V0				
U3	IO173NDB6V0				
U4	GEB1/IO168PDB6V0				
U5	GEB0/IO168NDB6V0				
U6	VMV6				
U7	VCCPLE				
U8	IO166NPB5V3				
U9	IO157PPB5V2				
U10	IO145PDB5V1				
U11	IO141PDB5V0				
U12	IO139PDB5V0				
U13	IO121NDB4V1				
U14	IO121PDB4V1				
U15	VMV4				
U16	TCK				
U17	VPUMP				
U18	TRST				
U19	GDA0/IO110NDB3V2				
U20	NC				
U21	IO103NDB3V2				
U22	IO105PDB3V2				
V1	NC				
V2	IO175NPB6V1				
V3	GND				
V4	GEA1/IO167PDB6V0				
V5	GEA0/IO167NDB6V0				
V6	GNDQ				
V7	GEC2/IO164PDB5V3				
V8	IO157NPB5V2				
V9	IO151NDB5V2				
V10	IO151PDB5V2				
V11	IO137NDB5V0				
V12	IO137PDB5V0				
V13	IO123NDB4V1				
V14	IO123PDB4V1				

Microsemi

Package Pin Assignments

FG676			FG676		FG676
Pin Number	A3PE1500 Function	Pin Number	A3PE1500 Function	Pin Number	A3PE1500 Function
G13	IO21NDB0V2	H23	IO69PDB2V1	K7	IO217NDB7V3
G14	IO27PDB0V3	H24	IO76PDB2V2	K8	VCCIB7
G15	IO35NDB1V0	H25	IO76NDB2V2	K9	VCC
G16	IO39PDB1V0	H26	IO78NDB2V2	K10	GND
G17	IO51NDB1V2	J1	IO197NDB7V0	K11	GND
G18	IO53NDB1V2	J2	IO197PDB7V0	K12	GND
G19	VCCIB1	J3	VMV7	K13	GND
G20	GBA2/IO58PPB2V0	J4	IO215NDB7V3	K14	GND
G21	GNDQ	J5	IO215PDB7V3	K15	GND
G22	IO64NDB2V1	J6	IO214PDB7V3	K16	GND
G23	IO64PDB2V1	J7	IO214NDB7V3	K17	GND
G24	IO72PDB2V2	J8	VCCIB7	K18	VCC
G25	IO72NDB2V2	J9	VCC	K19	VCCIB2
G26	IO78PDB2V2	J10	VCC	K20	IO65PDB2V1
H1	IO208NDB7V2	J11	VCC	K21	IO65NDB2V1
H2	IO208PDB7V2	J12	VCC	K22	IO74PDB2V2
H3	IO209NDB7V2	J13	VCC	K23	IO74NDB2V2
H4	IO209PDB7V2	J14	VCC	K24	IO75PDB2V2
H5	IO219NDB7V3	J15	VCC	K25	IO75NDB2V2
H6	GAC2/IO219PDB7V3	J16	VCC	K26	IO84PDB2V3
H7	VCCIB7	J17	VCC	L1	IO195NDB7V0
H8	VCC	J18	VCC	L2	IO198PPB7V0
H9	VCCIB0	J19	VCCIB2	L3	GNDQ
H10	VCCIB0	J20	IO62PDB2V0	L4	IO201PDB7V1
H11	VCCIB0	J21	IO62NDB2V0	L5	IO201NDB7V1
H12	VCCIB0	J22	IO70NDB2V1	L6	IO210NDB7V2
H13	VCCIB0	J23	IO69NDB2V1	L7	IO210PDB7V2
H14	VCCIB1	J24	VMV2	L8	VCCIB7
H15	VCCIB1	J25	IO80PDB2V3	L9	VCC
H16	VCCIB1	J26	IO80NDB2V3	L10	GND
H17	VCCIB1	K1	IO195PDB7V0	L11	GND
H18	VCCIB1	K2	IO199NDB7V1	L12	GND
H19	VCC	K3	IO199PDB7V1	L13	GND
H20	VCC	K4	IO205NDB7V1	L14	GND
H21	IO58NPB2V0	K5	IO205PDB7V1	L15	GND
H22	IO70PDB2V1	K6	IO217PDB7V3	L16	GND



Datasheet Information

Revision	Changes	Page			
Advance v0.5 (continued)	The "I/O User Input/Output" pin description was updated to include information on what happens when the pin is unused.	2-50			
	The "JTAG Pins" section was updated to include information on what happens when the pin is unused.	2-51			
	The "Programming" section was updated to include information concerning serialization.				
	The "JTAG 1532" section was updated to include SAMPLE/PRELOAD information.	2-54			
	The "DC and Switching Characteristics" chapter was updated with new information.	Starting on page 3-1			
	Table 3-6 was updated.	3-5			
	In Table 3-10, PAC4 was updated.	3-8			
	Table 3-19 was updated.	3-20			
	The note in Table 3-24 was updated.	3-23			
	All Timing Characteristics tables were updated from LVTTL to Register Delays	3-26 to 3-64			
	The Timing Characteristics for RAM4K9, RAM512X18, and FIFO were updated.	3-74 to 3-79			
	F _{TCKMAX} was updated in Table 3-98.	3-80			
Advance v0.4 (October 2005)	The "Packaging Tables" table was updated.	ii			
Advance v0.3	Figure 2-11 was updated.	2-9			
	The "Clock Resources (VersaNets)" section was updated.	2-9			
	The "VersaNet Global Networks and Spine Access" section was updated.	2-9			
	The "PLL Macro" section was updated.	2-15			
	Figure 2-27 was updated.	2-28			
	Figure 2-20 was updated.	2-19			
	Table 2-5 was updated.	2-25			
	Table 2-6 was updated.	2-25			
	The "FIFO Flag Usage Considerations" section was updated.	2-27			
	Table 2-33 was updated.	2-51			
	Figure 2-24 was updated.	2-31			
	The "Cold-Sparing Support" section is new.	2-34			
	Table 2-45 was updated.	2-64			
	Table 2-48 was updated.	2-81			
	Pin descriptions in the "JTAG Pins" section were updated.	2-51			
	The "Pin Descriptions" section was updated.	2-50			
	Table 3-7 was updated.	3-6			