




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                 |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                          |
| Number of LABs/CLBs            | -                                                                                                                                                               |
| Number of Logic Elements/Cells | -                                                                                                                                                               |
| Total RAM Bits                 | 516096                                                                                                                                                          |
| Number of I/O                  | 341                                                                                                                                                             |
| Number of Gates                | 3000000                                                                                                                                                         |
| Voltage - Supply               | 1.425V ~ 1.575V                                                                                                                                                 |
| Mounting Type                  | Surface Mount                                                                                                                                                   |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                                                 |
| Package / Case                 | 484-BGA                                                                                                                                                         |
| Supplier Device Package        | 484-FPBGA (23x23)                                                                                                                                               |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a3pe3000-fg484">https://www.e-xfl.com/product-detail/microchip-technology/a3pe3000-fg484</a> |

**Table 2-4 • Overshoot and Undershoot Limits<sup>1</sup>**

| VCCI and VMV  | Average VCCI–GND Overshoot or Undershoot Duration as a Percentage of Clock Cycle <sup>2</sup> | Maximum Overshoot/Undershoot <sup>2</sup> |
|---------------|-----------------------------------------------------------------------------------------------|-------------------------------------------|
| 2.7 V or less | 10%                                                                                           | 1.4 V                                     |
|               | 5%                                                                                            | 1.49 V                                    |
| 3 V           | 10%                                                                                           | 1.1 V                                     |
|               | 5%                                                                                            | 1.19 V                                    |
| 3.3 V         | 10%                                                                                           | 0.79 V                                    |
|               | 5%                                                                                            | 0.88 V                                    |
| 3.6 V         | 10%                                                                                           | 0.45 V                                    |
|               | 5%                                                                                            | 0.54 V                                    |

**Notes:**

1. Based on reliability requirements at 85°C.
2. The duration is allowed at one out of six clock cycles. If the overshoot/undershoot occurs at one out of two cycles, the maximum overshoot/undershoot has to be reduced by 0.15 V.
3. This table does not provide PCI overshoot/undershoot limits.

## I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Commercial and Industrial)

Sophisticated power-up management circuitry is designed into every ProASIC<sup>®</sup>3E device. These circuits ensure easy transition from the powered-off state to the powered-up state of the device. The many different supplies can power up in any sequence with minimized current spikes or surges. In addition, the I/O will be in a known state through the power-up sequence. The basic principle is shown in [Figure 2-1 on page 2-4](#).

There are five regions to consider during power-up.

ProASIC3E I/Os are activated only if ALL of the following three conditions are met:

1. VCC and VCCI are above the minimum specified trip points ([Figure 2-1 on page 2-4](#)).
2. VCCI > VCC – 0.75 V (typical)
3. Chip is in the operating mode.

**VCCI Trip Point:**

Ramping up: 0.6 V < trip\_point\_up < 1.2 V

Ramping down: 0.5 V < trip\_point\_down < 1.1 V

**VCC Trip Point:**

Ramping up: 0.6 V < trip\_point\_up < 1.1 V

Ramping down: 0.5 V < trip\_point\_down < 1 V

VCC and VCCI ramp-up trip points are about 100 mV higher than ramp-down trip points. This specifically built-in hysteresis prevents undesirable power-up oscillations and current surges. Note the following:

- During programming, I/Os become tristated and weakly pulled up to VCCI.
- JTAG supply, PLL power supplies, and charge pump VPUMP supply have no influence on I/O behavior.

## Detailed I/O DC Characteristics

**Table 2-18 • Input Capacitance**

| Symbol      | Definition                         | Conditions                        | Min. | Max. | Units |
|-------------|------------------------------------|-----------------------------------|------|------|-------|
| $C_{IN}$    | Input capacitance                  | $V_{IN} = 0, f = 1.0 \text{ MHz}$ |      | 8    | pF    |
| $C_{INCLK}$ | Input capacitance on the clock pin | $V_{IN} = 0, f = 1.0 \text{ MHz}$ |      | 8    | pF    |

**Table 2-19 • I/O Output Buffer Maximum Resistances<sup>1</sup>**

| Standard                    | Drive Strength              | $R_{PULL-DOWN} (\Omega)^2$   | $R_{PULL-UP} (\Omega)^3$     |
|-----------------------------|-----------------------------|------------------------------|------------------------------|
| 3.3 V LVTTTL / 3.3 V LVCMOS | 4 mA                        | 100                          | 300                          |
|                             | 8 mA                        | 50                           | 150                          |
|                             | 12 mA                       | 25                           | 75                           |
|                             | 16 mA                       | 17                           | 50                           |
|                             | 24 mA                       | 11                           | 33                           |
| 3.3 V LVCMOS Wide Range     | 100 $\mu$ A                 | Same as regular 3.3 V LVCMOS | Same as regular 3.3 V LVCMOS |
| 2.5 V LVCMOS                | 4 mA                        | 100                          | 200                          |
|                             | 8 mA                        | 50                           | 100                          |
|                             | 12 mA                       | 25                           | 50                           |
|                             | 16 mA                       | 20                           | 40                           |
|                             | 24 mA                       | 11                           | 22                           |
| 1.8 V LVCMOS                | 2 mA                        | 200                          | 225                          |
|                             | 4 mA                        | 100                          | 112                          |
|                             | 6 mA                        | 50                           | 56                           |
|                             | 8 mA                        | 50                           | 56                           |
|                             | 12 mA                       | 20                           | 22                           |
|                             | 16 mA                       | 20                           | 22                           |
| 1.5 V LVCMOS                | 2 mA                        | 200                          | 224                          |
|                             | 4 mA                        | 100                          | 112                          |
|                             | 6 mA                        | 67                           | 75                           |
|                             | 8 mA                        | 33                           | 37                           |
|                             | 12 mA                       | 33                           | 37                           |
| 3.3 V PCI/PCI-X             | Per PCI/PCI-X specification | 25                           | 75                           |
| 3.3 V GTL                   | 20 mA <sup>4</sup>          | 11                           | —                            |
| 2.5 V GTL                   | 20 mA <sup>4</sup>          | 14                           | —                            |

**Notes:**

1. These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on  $V_{CCI}$ , drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website at [www.microsemi.com/index.php?option=com\\_content&id=1671&lang=en&view=article](http://www.microsemi.com/index.php?option=com_content&id=1671&lang=en&view=article).
2.  $R_{(PULL-DOWN-MAX)} = (V_{OLspec}) / I_{OLspec}$
3.  $R_{(PULL-UP-MAX)} = (V_{CCI}max - V_{OHspec}) / I_{OHspec}$
4. Output drive strength is below JEDEC specification.

**Table 2-21 • I/O Short Currents IOSH/IOSL**

|                             | Drive Strength | IOSH (mA)*                   | IOSL (mA)*                   |
|-----------------------------|----------------|------------------------------|------------------------------|
| 3.3 V LVTTTL / 3.3 V LVCMOS | 2 mA           | 25                           | 27                           |
|                             | 4 mA           | 25                           | 27                           |
|                             | 6 mA           | 51                           | 54                           |
|                             | 8 mA           | 51                           | 54                           |
|                             | 12 mA          | 103                          | 109                          |
|                             | 16 mA          | 132                          | 127                          |
|                             | 24 mA          | 268                          | 181                          |
| 3.3 V LVCMOS Wide Range     | 100 $\mu$ A    | Same as regular 3.3 V LVCMOS | Same as regular 3.3 V LVCMOS |
| 2.5 V LVCMOS                | 4 mA           | 16                           | 18                           |
|                             | 8 mA           | 32                           | 37                           |
|                             | 12 mA          | 65                           | 74                           |
|                             | 16 mA          | 83                           | 87                           |
|                             | 24 mA          | 169                          | 124                          |
| 1.8 V LVCMOS                | 2 mA           | 9                            | 11                           |
|                             | 4 mA           | 17                           | 22                           |
|                             | 6 mA           | 35                           | 44                           |
|                             | 8 mA           | 45                           | 51                           |
|                             | 12 mA          | 91                           | 74                           |
|                             | 16 mA          | 91                           | 74                           |
| 1.5 V LVCMOS                | 2 mA           | 13                           | 16                           |
|                             | 4 mA           | 25                           | 33                           |
|                             | 6 mA           | 32                           | 39                           |
|                             | 8 mA           | 66                           | 55                           |
|                             | 12 mA          | 66                           | 55                           |

**Notes:**

1.  $T_J = 100^\circ\text{C}$
2. *Applicable to 3.3 V LVCMOS Wide Range. IOSL/IOSH dependent on the I/O buffer drive strength selected for wide range applications. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8b specification.*

The length of time an I/O can withstand IOSH/IOSL events depends on the junction temperature. The reliability data below is based on a 3.3 V, 36 mA I/O setting, which is the worst case for this type of analysis.

For example, at  $100^\circ\text{C}$ , the short current condition would have to be sustained for more than six months to cause a reliability concern. The I/O design does not contain any short circuit protection, but such protection would only be needed in extremely prolonged stress conditions.

**Table 2-22 • Duration of Short Circuit Event Before Failure**

| Temperature         | Time before Failure |
|---------------------|---------------------|
| $-40^\circ\text{C}$ | > 20 years          |
| $0^\circ\text{C}$   | > 20 years          |
| $25^\circ\text{C}$  | > 20 years          |
| $70^\circ\text{C}$  | 5 years             |



**Table 2-22 • Duration of Short Circuit Event Before Failure (continued)**

| Temperature | Time before Failure |
|-------------|---------------------|
| 85°C        | 2 years             |
| 100°C       | 6 months            |

**Table 2-23 • Schmitt Trigger Input Hysteresis  
Hysteresis Voltage Value (typ.) for Schmitt Mode Input Buffers**

| Input Buffer Configuration                           | Hysteresis Value (typ.) |
|------------------------------------------------------|-------------------------|
| 3.3 V LVTTTL/LVCMOS/PCI/PCI-X (Schmitt trigger mode) | 240 mV                  |
| 2.5 V LVCMOS (Schmitt trigger mode)                  | 140 mV                  |
| 1.8 V LVCMOS (Schmitt trigger mode)                  | 80 mV                   |
| 1.5 V LVCMOS (Schmitt trigger mode)                  | 60 mV                   |

**Table 2-24 • I/O Input Rise Time, Fall Time, and Related I/O Reliability\***

| Input Buffer                             | Input Rise/Fall Time (min.) | Input Rise/Fall Time (max.)                                               | Reliability      |
|------------------------------------------|-----------------------------|---------------------------------------------------------------------------|------------------|
| LVTTTL/LVCMOS (Schmitt trigger disabled) | No requirement              | 10 ns *                                                                   | 20 years (110°C) |
| LVTTTL/LVCMOS (Schmitt trigger enabled)  | No requirement              | No requirement, but input noise voltage cannot exceed Schmitt hysteresis. | 20 years (110°C) |
| HSTL/SSTL/GTL                            | No requirement              | 10 ns *                                                                   | 10 years (100°C) |
| LVDS/B-LVDS/M-LVDS/LVPECL                | No requirement              | 10 ns *                                                                   | 10 years (100°C) |

**Note:** \*For clock signals and similar edge-generating signals, refer to the "ProASIC3/E SSO and Pin Placement Guidelines" chapter of the [ProASIC3E FPGA Fabric User's Guide](#). The maximum input rise/fall time is related to the noise induced into the input buffer trace. If the noise is low, then the rise time and fall time of input buffers can be increased beyond the maximum value. The longer the rise/fall times, the more susceptible the input signal is to the board noise. Microsemi recommends signal integrity evaluation/characterization of the system to ensure that there is no excessive noise coupling into input signals.

**Table 2-32 • 3.3 V LVCMOS Wide Range Low Slew**  
**Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$ , Worst-Case  $V_{CCI} = 2.7\text{ V}$**

| Drive Strength    | Equivalent Software Default Drive Strength Option <sup>1</sup> | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{PYS}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|-------------------|----------------------------------------------------------------|-------------|------------|----------|-----------|----------|-----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 100 $\mu\text{A}$ | 4 mA                                                           | Std.        | 0.66       | 17.02    | 0.04      | 1.83     | 2.38      | 0.43       | 17.02    | 13.74    | 4.16     | 3.78     | 20.42     | 17.14     | ns    |
|                   |                                                                | –1          | 0.56       | 14.48    | 0.04      | 1.55     | 2.02      | 0.36       | 14.48    | 11.69    | 3.54     | 3.21     | 17.37     | 14.58     | ns    |
|                   |                                                                | –2          | 0.49       | 12.71    | 0.03      | 1.36     | 1.78      | 0.32       | 12.71    | 10.26    | 3.11     | 2.82     | 15.25     | 12.80     | ns    |
| 100 $\mu\text{A}$ | 8 mA                                                           | Std.        | 0.66       | 12.16    | 0.04      | 1.83     | 2.38      | 0.43       | 12.16    | 9.78     | 4.70     | 4.74     | 15.55     | 13.17     | ns    |
|                   |                                                                | –1          | 0.56       | 10.34    | 0.04      | 1.55     | 2.02      | 0.36       | 10.34    | 8.32     | 4.00     | 4.03     | 13.23     | 11.20     | ns    |
|                   |                                                                | –2          | 0.49       | 9.08     | 0.03      | 1.36     | 1.78      | 0.32       | 9.08     | 7.30     | 3.51     | 3.54     | 11.61     | 9.84      | ns    |
| 100 $\mu\text{A}$ | 12 mA                                                          | Std.        | 0.66       | 9.32     | 0.04      | 1.83     | 2.38      | 0.43       | 9.32     | 7.62     | 5.06     | 5.36     | 12.71     | 11.02     | ns    |
|                   |                                                                | –1          | 0.56       | 7.93     | 0.04      | 1.55     | 2.02      | 0.36       | 7.93     | 6.48     | 4.31     | 4.56     | 10.81     | 9.37      | ns    |
|                   |                                                                | –2          | 0.49       | 6.96     | 0.03      | 1.36     | 1.78      | 0.32       | 6.96     | 5.69     | 3.78     | 4.00     | 9.49      | 8.23      | ns    |
| 100 $\mu\text{A}$ | 16 mA                                                          | Std.        | 0.66       | 8.69     | 0.04      | 1.83     | 2.38      | 0.43       | 8.69     | 7.17     | 5.14     | 5.53     | 12.08     | 10.57     | ns    |
|                   |                                                                | –1          | 0.56       | 7.39     | 0.04      | 1.55     | 2.02      | 0.36       | 7.39     | 6.10     | 4.37     | 4.71     | 10.28     | 8.99      | ns    |
|                   |                                                                | –2          | 0.49       | 6.49     | 0.03      | 1.36     | 1.78      | 0.32       | 6.49     | 5.36     | 3.83     | 4.13     | 9.02      | 7.89      | ns    |
| 100 $\mu\text{A}$ | 24 mA                                                          | Std.        | 0.66       | 8.11     | 0.04      | 1.83     | 2.38      | 0.43       | 8.11     | 7.13     | 5.23     | 6.13     | 11.50     | 10.52     | ns    |
|                   |                                                                | –1          | 0.56       | 6.90     | 0.04      | 1.55     | 2.02      | 0.36       | 6.90     | 6.06     | 4.45     | 5.21     | 9.78      | 8.95      | ns    |
|                   |                                                                | –2          | 0.49       | 6.05     | 0.03      | 1.36     | 1.78      | 0.32       | 6.05     | 5.32     | 3.91     | 4.57     | 8.59      | 7.86      | ns    |

**Notes:**

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is  $\pm 100\text{ }\mu\text{A}$ . Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. Software default selection highlighted in gray.
3. For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-5](#) for derating values.

### Timing Characteristics

**Table 2-35 • 2.5 V LVCMOS High Slew**  
Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$ , Worst-Case  $V_{CCI} = 2.3\text{ V}$

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{PYS}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|-----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 4 mA           | Std.        | 0.66       | 8.82     | 0.04      | 1.51     | 1.66      | 0.43       | 8.13     | 8.82     | 2.72     | 2.29     | 10.37     | 11.05     | ns    |
|                | –1          | 0.56       | 7.50     | 0.04      | 1.29     | 1.41      | 0.36       | 6.92     | 7.50     | 2.31     | 1.95     | 8.82      | 9.40      | ns    |
|                | –2          | 0.49       | 6.58     | 0.03      | 1.13     | 1.24      | 0.32       | 6.07     | 6.58     | 2.03     | 1.71     | 7.74      | 8.25      | ns    |
| 8 mA           | Std.        | 0.66       | 5.27     | 0.04      | 1.51     | 1.66      | 0.43       | 5.27     | 5.27     | 3.10     | 3.03     | 7.50      | 7.51      | ns    |
|                | –1          | 0.56       | 4.48     | 0.04      | 1.29     | 1.41      | 0.36       | 4.48     | 4.48     | 2.64     | 2.58     | 6.38      | 6.38      | ns    |
|                | –2          | 0.49       | 3.94     | 0.03      | 1.13     | 1.24      | 0.32       | 3.93     | 3.94     | 2.32     | 2.26     | 5.60      | 5.61      | ns    |
| 12 mA          | Std.        | 0.66       | 3.74     | 0.04      | 1.51     | 1.66      | 0.43       | 3.81     | 3.49     | 3.37     | 3.49     | 6.05      | 5.73      | ns    |
|                | –1          | 0.56       | 3.18     | 0.04      | 1.29     | 1.41      | 0.36       | 3.24     | 2.97     | 2.86     | 2.97     | 5.15      | 4.87      | ns    |
|                | –2          | 0.49       | 2.80     | 0.03      | 1.13     | 1.24      | 0.32       | 2.85     | 2.61     | 2.51     | 2.61     | 4.52      | 4.28      | ns    |
| 16 mA          | Std.        | 0.66       | 3.53     | 0.04      | 1.51     | 1.66      | 0.43       | 3.59     | 3.12     | 3.42     | 3.62     | 5.83      | 5.35      | ns    |
|                | –1          | 0.56       | 3.00     | 0.04      | 1.29     | 1.41      | 0.36       | 3.06     | 2.65     | 2.91     | 3.08     | 4.96      | 4.55      | ns    |
|                | –2          | 0.49       | 2.63     | 0.03      | 1.13     | 1.24      | 0.32       | 2.68     | 2.33     | 2.56     | 2.71     | 4.35      | 4.00      | ns    |
| 24 mA          | Std.        | 0.66       | 3.26     | 0.04      | 1.51     | 1.66      | 0.43       | 3.32     | 2.48     | 3.49     | 4.11     | 5.56      | 4.72      | ns    |
|                | –1          | 0.56       | 2.77     | 0.04      | 1.29     | 1.41      | 0.36       | 2.83     | 2.11     | 2.97     | 3.49     | 4.73      | 4.01      | ns    |
|                | –2          | 0.49       | 2.44     | 0.03      | 1.13     | 1.24      | 0.32       | 2.48     | 1.85     | 2.61     | 3.07     | 4.15      | 3.52      | ns    |

**Notes:**

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-5](#) for derating values.

## SSTL2 Class II


Stub-Speed Terminated Logic for 2.5 V memory bus standard (JESD8-9). ProASIC3E devices support Class II. This provides a differential amplifier input buffer and a push-pull output buffer.

**Table 2-69 • Minimum and Maximum DC Input and Output Levels**

| SSTL2 Class II | VIL    |            | VIH        |        | VOL    | VOH         | IOL | IOH | IOSL                 | IOSH                 | IIL             | IIH             |
|----------------|--------|------------|------------|--------|--------|-------------|-----|-----|----------------------|----------------------|-----------------|-----------------|
| Drive Strength | Min. V | Max. V     | Min. V     | Max. V | Max. V | Min. V      | mA  | mA  | Max. mA <sup>1</sup> | Max. mA <sup>1</sup> | μA <sup>2</sup> | μA <sup>2</sup> |
| 18 mA          | -0.3   | VREF - 0.2 | VREF + 0.2 | 3.6    | 0.35   | VCCI - 0.43 | 18  | 18  | 124                  | 169                  | 10              | 10              |

**Notes:**

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
2. Currents are measured at 85°C junction temperature.



**Figure 2-19 • AC Loading**

**Table 2-70 • AC Waveforms, Measuring Points, and Capacitive Loads**

| Input Low (V) | Input High (V) | Measuring Point* (V) | VREF (typ.) (V) | VTT (typ.) (V) | C <sub>LOAD</sub> (pF) |
|---------------|----------------|----------------------|-----------------|----------------|------------------------|
| VREF - 0.2    | VREF + 0.2     | 1.25                 | 1.25            | 1.25           | 30                     |

**Note:** \*Measuring point = V<sub>trip</sub>. See Table 2-15 on page 2-18 for a complete table of trip points.

## Timing Characteristics

**Table 2-71 • SSTL 2 Class II**

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V,  
Worst-Case VCCI = 2.3 V, VREF = 1.25 V

| Speed Grade | t <sub>DOUT</sub> | t <sub>DP</sub> | t <sub>DIN</sub> | t <sub>PY</sub> | t <sub>EOUT</sub> | t <sub>ZL</sub> | t <sub>ZH</sub> | t <sub>LZ</sub> | t <sub>HZ</sub> | t <sub>ZLS</sub> | t <sub>ZHS</sub> | Units |
|-------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| Std.        | 0.66              | 0.66            | 2.17             | 0.04            | 1.33              | 0.43            | 2.21            | 1.77            |                 |                  | 4.44             | ns    |
| -1          | 0.56              | 0.56            | 1.84             | 0.04            | 1.14              | 0.36            | 1.88            | 1.51            |                 |                  | 3.78             | ns    |
| -2          | 0.49              | 0.49            | 1.62             | 0.03            | 1.00              | 0.32            | 1.65            | 1.32            |                 |                  | 3.32             | ns    |


**Note:** For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.

**Table 2-84 • Parameter Definition and Measuring Nodes**

| Parameter Name | Parameter Definition                                             | Measuring Nodes (from, to)* |
|----------------|------------------------------------------------------------------|-----------------------------|
| $t_{OCLKQ}$    | Clock-to-Q of the Output Data Register                           | H, DOUT                     |
| $t_{OSUD}$     | Data Setup Time for the Output Data Register                     | F, H                        |
| $t_{OHD}$      | Data Hold Time for the Output Data Register                      | F, H                        |
| $t_{OSUE}$     | Enable Setup Time for the Output Data Register                   | G, H                        |
| $t_{OHE}$      | Enable Hold Time for the Output Data Register                    | G, H                        |
| $t_{OPRE2Q}$   | Asynchronous Preset-to-Q of the Output Data Register             | L, DOUT                     |
| $t_{OREMPRE}$  | Asynchronous Preset Removal Time for the Output Data Register    | L, H                        |
| $t_{ORECPRE}$  | Asynchronous Preset Recovery Time for the Output Data Register   | L, H                        |
| $t_{OECLKQ}$   | Clock-to-Q of the Output Enable Register                         | H, EOUT                     |
| $t_{OESUD}$    | Data Setup Time for the Output Enable Register                   | J, H                        |
| $t_{OEHD}$     | Data Hold Time for the Output Enable Register                    | J, H                        |
| $t_{OESUE}$    | Enable Setup Time for the Output Enable Register                 | K, H                        |
| $t_{OEHE}$     | Enable Hold Time for the Output Enable Register                  | K, H                        |
| $t_{OEPRE2Q}$  | Asynchronous Preset-to-Q of the Output Enable Register           | I, EOUT                     |
| $t_{OEREMPRE}$ | Asynchronous Preset Removal Time for the Output Enable Register  | I, H                        |
| $t_{OERECPRE}$ | Asynchronous Preset Recovery Time for the Output Enable Register | I, H                        |
| $t_{ICLKQ}$    | Clock-to-Q of the Input Data Register                            | A, E                        |
| $t_{ISUD}$     | Data Setup Time for the Input Data Register                      | C, A                        |
| $t_{IHD}$      | Data Hold Time for the Input Data Register                       | C, A                        |
| $t_{ISUE}$     | Enable Setup Time for the Input Data Register                    | B, A                        |
| $t_{IHE}$      | Enable Hold Time for the Input Data Register                     | B, A                        |
| $t_{IPRE2Q}$   | Asynchronous Preset-to-Q of the Input Data Register              | D, E                        |
| $t_{IREMPRE}$  | Asynchronous Preset Removal Time for the Input Data Register     | D, A                        |
| $t_{IRECPRE}$  | Asynchronous Preset Recovery Time for the Input Data Register    | D, A                        |

*Note:* \*See Figure 2-25 on page 2-53 for more information.

### ***Input Register***




**Figure 2-27 • Input Register Timing Diagram**

### Timing Characteristics

**Table 2-86 • Input Data Register Propagation Delays**  
Commercial-Case Conditions:  $T_J = 70^{\circ}\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$

| Parameter            | Description                                                         | -2   | -1   | Std. | Units |
|----------------------|---------------------------------------------------------------------|------|------|------|-------|
| t <sub>1CLKQ</sub>   | Clock-to-Q of the Input Data Register                               | 0.24 | 0.27 | 0.32 | ns    |
| t <sub>1SUD</sub>    | Data Setup Time for the Input Data Register                         | 0.26 | 0.30 | 0.35 | ns    |
| t <sub>1HD</sub>     | Data Hold Time for the Input Data Register                          | 0.00 | 0.00 | 0.00 | ns    |
| t <sub>1SUE</sub>    | Enable Setup Time for the Input Data Register                       | 0.37 | 0.42 | 0.50 | ns    |
| t <sub>1HE</sub>     | Enable Hold Time for the Input Data Register                        | 0.00 | 0.00 | 0.00 | ns    |
| t <sub>1CLR2Q</sub>  | Asynchronous Clear-to-Q of the Input Data Register                  | 0.45 | 0.52 | 0.61 | ns    |
| t <sub>1PRE2Q</sub>  | Asynchronous Preset-to-Q of the Input Data Register                 | 0.45 | 0.52 | 0.61 | ns    |
| t <sub>1REMCLR</sub> | Asynchronous Clear Removal Time for the Input Data Register         | 0.00 | 0.00 | 0.00 | ns    |
| t <sub>1RECCLR</sub> | Asynchronous Clear Recovery Time for the Input Data Register        | 0.22 | 0.25 | 0.30 | ns    |
| t <sub>1REMPRE</sub> | Asynchronous Preset Removal Time for the Input Data Register        | 0.00 | 0.00 | 0.00 | ns    |
| t <sub>1RECPRE</sub> | Asynchronous Preset Recovery Time for the Input Data Register       | 0.22 | 0.25 | 0.30 | ns    |
| t <sub>1WCLR</sub>   | Asynchronous Clear Minimum Pulse Width for the Input Data Register  | 0.22 | 0.25 | 0.30 | ns    |
| t <sub>1WPRE</sub>   | Asynchronous Preset Minimum Pulse Width for the Input Data Register | 0.22 | 0.25 | 0.30 | ns    |
| t <sub>1CKMPWH</sub> | Clock Minimum Pulse Width High for the Input Data Register          | 0.36 | 0.41 | 0.48 | ns    |
| t <sub>1CKMPWL</sub> | Clock Minimum Pulse Width Low for the Input Data Register           | 0.32 | 0.37 | 0.43 | ns    |

**Note:** For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-5](#) for derating values.



**Figure 2-31 • Input DDR Timing Diagram**

### Timing Characteristics

**Table 2-90 • Input DDR Propagation Delays**

Commercial-Case Conditions:  $T_J = 70^{\circ}\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$

| Parameter               | Description                                          | -2   | -1   | Std. | Units |
|-------------------------|------------------------------------------------------|------|------|------|-------|
| $t_{\text{DDRCLKQ1}}$   | Clock-to-Out Out_QR for Input DDR                    | 0.39 | 0.44 | 0.52 | ns    |
| $t_{\text{DDRCLKQ2}}$   | Clock-to-Out Out_QF for Input DDR                    | 0.27 | 0.31 | 0.37 | ns    |
| $t_{\text{DDRISUD}}$    | Data Setup for Input DDR                             | 0.28 | 0.32 | 0.38 | ns    |
| $t_{\text{DDRHD}}$      | Data Hold for Input DDR                              | 0.00 | 0.00 | 0.00 | ns    |
| $t_{\text{DDRCLR2Q1}}$  | Asynchronous Clear to Out Out_QR for Input DDR       | 0.57 | 0.65 | 0.76 | ns    |
| $t_{\text{DDRCLR2Q2}}$  | Asynchronous Clear to Out Out_QF for Input DDR       | 0.46 | 0.53 | 0.62 | ns    |
| $t_{\text{DDRREMCLR}}$  | Asynchronous Clear Removal Time for Input DDR        | 0.00 | 0.00 | 0.00 | ns    |
| $t_{\text{DDRRECCLR}}$  | Asynchronous Clear Recovery Time for Input DDR       | 0.22 | 0.25 | 0.30 | ns    |
| $t_{\text{DDRWCCLR}}$   | Asynchronous Clear Minimum Pulse Width for Input DDR | 0.22 | 0.25 | 0.30 | ns    |
| $t_{\text{DDRICKMPWH}}$ | Clock Minimum Pulse Width High for Input DDR         | 0.36 | 0.41 | 0.48 | ns    |
| $t_{\text{DDRICKMPWL}}$ | Clock Minimum Pulse Width Low for Input DDR          | 0.32 | 0.37 | 0.43 | ns    |
| $F_{\text{DDRIMAX}}$    | Maximum Frequency for Input DDR                      | 1404 | 1232 | 1048 | MHz   |

**Note:** For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-5](#) for derating values.

## Embedded SRAM and FIFO Characteristics

### SRAM






Figure 2-40 • RAM Models





**Figure 2-43 • RAM Write, Output Retained. Applicable to Both RAM4K9 and RAM512x18.**



**Figure 2-44 • RAM Write, Output as Write Data. Applicable to RAM4K9 Only.**

**Table 2-100 • RAM512X18**

Commercial-Case Conditions:  $T_J = 70^{\circ}\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$

| Parameter      | Description                                                                                                         | -2   | -1   | Std. | Units |
|----------------|---------------------------------------------------------------------------------------------------------------------|------|------|------|-------|
| $t_{AS}$       | Address setup time                                                                                                  | 0.25 | 0.28 | 0.33 | ns    |
| $t_{AH}$       | Address hold time                                                                                                   | 0.00 | 0.00 | 0.00 | ns    |
| $t_{ENS}$      | REN, WEN setup time                                                                                                 | 0.18 | 0.20 | 0.24 | ns    |
| $t_{ENH}$      | REN, WEN hold time                                                                                                  | 0.06 | 0.07 | 0.08 | ns    |
| $t_{DS}$       | Input data (WD) setup time                                                                                          | 0.18 | 0.21 | 0.25 | ns    |
| $t_{DH}$       | Input data (WD) hold time                                                                                           | 0.00 | 0.00 | 0.00 | ns    |
| $t_{CKQ1}$     | Clock High to new data valid on RD (output retained)                                                                | 2.16 | 2.46 | 2.89 | ns    |
| $t_{CKQ2}$     | Clock High to new data valid on RD (pipelined)                                                                      | 0.90 | 1.02 | 1.20 | ns    |
| $t_{C2CRWH}^1$ | Address collision clk-to-clk delay for reliable read access after write on same address—Applicable to Opening Edge  | 0.50 | 0.43 | 0.38 | ns    |
| $t_{C2CWRH}^1$ | Address collision clk-to-clk delay for reliable write access after read on same address— Applicable to Opening Edge | 0.59 | 0.50 | 0.44 | ns    |
| $t_{RSTBQ}$    | RESET Low to data out Low on RD (flow-through)                                                                      | 0.92 | 1.05 | 1.23 | ns    |
|                | RESET Low to data out Low on RD (pipelined)                                                                         | 0.92 | 1.05 | 1.23 | ns    |
| $t_{REMRSTB}$  | RESET removal                                                                                                       | 0.29 | 0.33 | 0.38 | ns    |
| $t_{RECRSTB}$  | RESET recovery                                                                                                      | 1.50 | 1.71 | 2.01 | ns    |
| $t_{MPWRSTB}$  | RESET minimum pulse width                                                                                           | 0.21 | 0.24 | 0.29 | ns    |
| $t_{CYC}$      | Clock cycle time                                                                                                    | 3.23 | 3.68 | 4.32 | ns    |
| $F_{MAX}$      | Maximum frequency                                                                                                   | 310  | 272  | 231  | MHz   |

**Notes:**

1. For more information, refer to the application note [Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs](#).
2. For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-5](#) for derating values.

## 3 – Pin Descriptions and Packaging

### Supply Pins

**GND****Ground**

Ground supply voltage to the core, I/O outputs, and I/O logic.

**GNDQ****Ground (quiet)**

Quiet ground supply voltage to input buffers of I/O banks. Within the package, the GNDQ plane is decoupled from the simultaneous switching noise originated from the output buffer ground domain. This minimizes the noise transfer within the package and improves input signal integrity. GNDQ must always be connected to GND on the board.

**VCC****Core Supply Voltage**

Supply voltage to the FPGA core, nominally 1.5 V. VCC is required for powering the JTAG state machine in addition to VJTAG. Even when a device is in bypass mode in a JTAG chain of interconnected devices, both VCC and VJTAG must remain powered to allow JTAG signals to pass through the device.

**VCCIBx****I/O Supply Voltage**

Supply voltage to the bank's I/O output buffers and I/O logic. Bx is the I/O bank number. There are up to eight I/O banks on low power flash devices plus a dedicated VJTAG bank. Each bank can have a separate VCCI connection. All I/Os in a bank will run off the same VCCIBx supply. VCCI can be 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. In general, unused I/O banks should have their corresponding VCCIX pins tied to GND. If an output pad is terminated to ground through any resistor and if the corresponding VCCIX is left floating, then the leakage current to ground is ~ 0uA. However, if an output pad is terminated to ground through any resistor and the corresponding VCCIX grounded, then the leakage current to ground is ~ 3 uA. For unused banks the aforementioned behavior is to be taken into account while deciding if it's better to float VCCIX of unused bank or tie it to GND.

**VMVx****I/O Supply Voltage (quiet)**

Quiet supply voltage to the input buffers of each I/O bank. x is the bank number. Within the package, the VMV plane biases the input stage of the I/Os in the I/O banks. This minimizes the noise transfer within the package and improves input signal integrity. Each bank must have at least one VMV connection, and no VMV should be left unconnected. All I/Os in a bank run off the same VMVx supply. VMV is used to provide a quiet supply voltage to the input buffers of each I/O bank. VMVx can be 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VMV pins tied to GND. VMV and VCCI should be at the same voltage within a given I/O bank. Used VMV pins must be connected to the corresponding VCCI pins of the same bank (i.e., VMV0 to VCCIB0, VMV1 to VCCIB1, etc.).

**VCCPLA/B/C/D/E/F****PLL Supply Voltage**

Supply voltage to analog PLL, nominally 1.5 V.

When the PLLs are not used, the place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground. Microsemi recommends tying VCCPLx to VCC and using proper filtering circuits to decouple VCC noise from the PLLs. Refer to the PLL Power Supply Decoupling section of the "Clock Conditioning Circuits in Low Power Flash Devices and Mixed Signal FPGAs" chapter of the *ProASIC3E FPGA Fabric User's Guide* for a complete board solution for the PLL analog power supply and ground.

There are six VCCPLX pins on ProASIC3E devices.

**VCOMPLA/B/C/D/E/F****PLL Ground**

Ground to analog PLL power supplies. When the PLLs are not used, the place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground.


There are six VCOMPL pins (PLL ground) on ProASIC3E devices.

| PQ208      |                   |
|------------|-------------------|
| Pin Number | A3PE3000 Function |
| 118        | IO134NDB3V2       |
| 119        | IO134PDB3V2       |
| 120        | IO132NDB3V2       |
| 121        | IO132PDB3V2       |
| 122        | GND               |
| 123        | VCCIB3            |
| 124        | GCC2/IO117PSB3V0  |
| 125        | GCB2/IO116PSB3V0  |
| 126        | NC                |
| 127        | IO115NDB3V0       |
| 128        | GCA2/IO115PDB3V0  |
| 129        | GCA1/IO114PPB3V0  |
| 130        | GND               |
| 131        | VCCPLC            |
| 132        | GCA0/IO114NPB3V0  |
| 133        | VCOMPLC           |
| 134        | GCB0/IO113NDB2V3  |
| 135        | GCB1/IO113PDB2V3  |
| 136        | GCC1/IO112PSB2V3  |
| 137        | IO110NDB2V3       |
| 138        | IO110PDB2V3       |
| 139        | IO106PSB2V3       |
| 140        | VCCIB2            |
| 141        | GND               |
| 142        | VCC               |
| 143        | IO99NDB2V2        |
| 144        | IO99PDB2V2        |
| 145        | IO96NDB2V1        |
| 146        | IO96PDB2V1        |
| 147        | IO91NDB2V1        |
| 148        | IO91PDB2V1        |
| 149        | IO88NDB2V0        |
| 150        | IO88PDB2V0        |
| 151        | GBC2/IO84PSB2V0   |
| 152        | GBA2/IO82PSB2V0   |
| 153        | GBB2/IO83PSB2V0   |
| 154        | VMV2              |
| 155        | GNDQ              |
| 156        | GND               |

| PQ208      |                   |
|------------|-------------------|
| Pin Number | A3PE3000 Function |
| 157        | VMV1              |
| 158        | GNDQ              |
| 159        | GBA1/IO81PDB1V4   |
| 160        | GBA0/IO81NDB1V4   |
| 161        | GBB1/IO80PDB1V4   |
| 162        | GND               |
| 163        | GBB0/IO80NDB1V4   |
| 164        | GBC1/IO79PDB1V4   |
| 165        | GBC0/IO79NDB1V4   |
| 166        | IO74PDB1V4        |
| 167        | IO74NDB1V4        |
| 168        | IO70PDB1V3        |
| 169        | IO70NDB1V3        |
| 170        | VCCIB1            |
| 171        | VCC               |
| 172        | IO56PSB1V1        |
| 173        | IO55PDB1V1        |
| 174        | IO55NDB1V1        |
| 175        | IO54PDB1V1        |
| 176        | IO54NDB1V1        |
| 177        | IO40PDB0V4        |
| 178        | GND               |
| 179        | IO40NDB0V4        |
| 180        | IO37PDB0V4        |
| 181        | IO37NDB0V4        |
| 182        | IO35PDB0V4        |
| 183        | IO35NDB0V4        |
| 184        | IO32PDB0V3        |
| 185        | IO32NDB0V3        |
| 186        | VCCIB0            |
| 187        | VCC               |
| 188        | IO28PDB0V3        |
| 189        | IO28NDB0V3        |
| 190        | IO24PDB0V2        |
| 191        | IO24NDB0V2        |
| 192        | IO21PSB0V2        |
| 193        | IO16PDB0V1        |
| 194        | IO16NDB0V1        |
| 195        | GND               |

| PQ208      |                   |
|------------|-------------------|
| Pin Number | A3PE3000 Function |
| 196        | IO11PDB0V1        |
| 197        | IO11NDB0V1        |
| 198        | IO08PDB0V0        |
| 199        | IO08NDB0V0        |
| 200        | VCCIB0            |
| 201        | GAC1/IO02PDB0V0   |
| 202        | GAC0/IO02NDB0V0   |
| 203        | GAB1/IO01PDB0V0   |
| 204        | GAB0/IO01NDB0V0   |
| 205        | GAA1/IO00PDB0V0   |
| 206        | GAA0/IO00NDB0V0   |
| 207        | GNDQ              |
| 208        | VMV0              |

## FG324



*Note:* This is the bottom view of the package.

### Note

For Package Manufacturing and Environmental information, visit the Resource Center at <http://www.microsemi.com/products/fpga-soc/solutions>.

| FG324      |                  |
|------------|------------------|
| Pin Number | A3PE3000 FBGA    |
| N1         | IO247NDB6V1      |
| N2         | IO247PDB6V1      |
| N3         | IO251NPB6V2      |
| N4         | GEC0/IO236NDB6V0 |
| N5         | VCOMPLE          |
| N6         | IO212NDB5V2      |
| N7         | IO212PDB5V2      |
| N8         | IO192NPB4V4      |
| N9         | IO174PDB4V2      |
| N10        | IO170PDB4V2      |
| N11        | GDA2/IO154PPB4V0 |
| N12        | GDB2/IO155PPB4V0 |
| N13        | GDA1/IO153PPB3V4 |
| N14        | VCOMPLD          |
| N15        | GDB0/IO152NDB3V4 |
| N16        | GDB1/IO152PDB3V4 |
| N17        | IO138NDB3V3      |
| N18        | IO138PDB3V3      |
| P1         | IO245PDB6V1      |
| P2         | GNDQ             |
| P3         | VMV6             |
| P4         | GEC1/IO236PDB6V0 |
| P5         | VCCPLE           |
| P6         | IO214PDB5V2      |
| P7         | VCCIB5           |
| P8         | GND              |
| P9         | IO174NDB4V2      |
| P10        | IO170NDB4V2      |
| P11        | GND              |
| P12        | VCCIB4           |
| P13        | IO155NPB4V0      |
| P14        | VCCPLD           |
| P15        | VJTAG            |
| P16        | GDC0/IO151NDB3V4 |
| P17        | GDC1/IO151PDB3V4 |
| P18        | IO142PDB3V3      |

| FG324      |                  |
|------------|------------------|
| Pin Number | A3PE3000 FBGA    |
| R1         | IO245NDB6V1      |
| R2         | VCCIB6           |
| R3         | GEA1/IO234PPB6V0 |
| R4         | IO232NDB5V4      |
| R5         | GEB2/IO232PDB5V4 |
| R6         | IO214NDB5V2      |
| R7         | IO202PDB5V1      |
| R8         | IO194PDB5V0      |
| R9         | IO186PDB4V4      |
| R10        | IO178PDB4V3      |
| R11        | IO168NSB4V1      |
| R12        | IO164PDB4V1      |
| R13        | GDC2/IO156PDB4V0 |
| R14        | TCK              |
| R15        | VPUMP            |
| R16        | TRST             |
| R17        | VCCIB3           |
| R18        | IO142NDB3V3      |
| T1         | IO241PDB6V0      |
| T2         | GEA0/IO234NPB6V0 |
| T3         | IO233NPB5V4      |
| T4         | IO231NPB5V4      |
| T5         | VMV5             |
| T6         | IO208NDB5V1      |
| T7         | IO202NDB5V1      |
| T8         | IO194NDB5V0      |
| T9         | IO186NDB4V4      |
| T10        | IO178NDB4V3      |
| T11        | IO166NPB4V1      |
| T12        | IO164NDB4V1      |
| T13        | IO156NDB4V0      |
| T14        | VMV4             |
| T15        | TDI              |
| T16        | GNDQ             |
| T17        | TDO              |
| T18        | IO146PDB3V4      |

| FG324      |                  |
|------------|------------------|
| Pin Number | A3PE3000 FBGA    |
| U1         | IO241NDB6V0      |
| U2         | GEA2/IO233PPB5V4 |
| U3         | GEC2/IO231PPB5V4 |
| U4         | VCCIB5           |
| U5         | GNDQ             |
| U6         | IO208PDB5V1      |
| U7         | IO198PPB5V0      |
| U8         | VCCIB5           |
| U9         | IO182NPB4V3      |
| U10        | IO180NPB4V3      |
| U11        | VCCIB4           |
| U12        | IO166PPB4V1      |
| U13        | IO162PDB4V1      |
| U14        | GNDQ             |
| U15        | VCCIB4           |
| U16        | TMS              |
| U17        | VMV3             |
| U18        | IO146NDB3V4      |
| V1         | GND              |
| V2         | IO218NDB5V3      |
| V3         | IO218PDB5V3      |
| V4         | IO206NDB5V1      |
| V5         | IO206PDB5V1      |
| V6         | IO198NPB5V0      |
| V7         | GND              |
| V8         | IO190NDB4V4      |
| V9         | IO190PDB4V4      |
| V10        | IO182PPB4V3      |
| V11        | IO180PPB4V3      |
| V12        | GND              |
| V13        | IO162NDB4V1      |
| V14        | IO160NDB4V0      |
| V15        | IO160PDB4V0      |
| V16        | IO158NDB4V0      |
| V17        | IO158PDB4V0      |
| V18        | GND              |

| FG484      |                   |
|------------|-------------------|
| Pin Number | A3PE1500 Function |
| V15        | IO112NDB4V0       |
| V16        | GDB2/IO112PDB4V0  |
| V17        | TDI               |
| V18        | GNDQ              |
| V19        | TDO               |
| V20        | GND               |
| V21        | NC                |
| V22        | IO105NDB3V2       |
| W1         | NC                |
| W2         | NC                |
| W3         | NC                |
| W4         | GND               |
| W5         | IO165NDB5V3       |
| W6         | GEB2/IO165PDB5V3  |
| W7         | IO164NDB5V3       |
| W8         | IO153NDB5V2       |
| W9         | IO153PDB5V2       |
| W10        | IO147NDB5V1       |
| W11        | IO133NDB4V2       |
| W12        | IO130NDB4V2       |
| W13        | IO130PDB4V2       |
| W14        | IO113NDB4V0       |
| W15        | GDC2/IO113PDB4V0  |
| W16        | IO111NDB4V0       |
| W17        | GDA2/IO111PDB4V0  |
| W18        | TMS               |
| W19        | GND               |
| W20        | NC                |
| W21        | NC                |
| W22        | NC                |
| Y1         | VCCIB6            |
| Y2         | NC                |
| Y3         | NC                |
| Y4         | IO161NDB5V3       |
| Y5         | GND               |
| Y6         | IO163NDB5V3       |

| FG484      |                   |
|------------|-------------------|
| Pin Number | A3PE1500 Function |
| Y7         | IO163PDB5V3       |
| Y8         | VCC               |
| Y9         | VCC               |
| Y10        | IO147PDB5V1       |
| Y11        | IO133PDB4V2       |
| Y12        | IO131NPB4V2       |
| Y13        | NC                |
| Y14        | VCC               |
| Y15        | VCC               |
| Y16        | NC                |
| Y17        | NC                |
| Y18        | GND               |
| Y19        | NC                |
| Y20        | NC                |
| Y21        | NC                |
| Y22        | VCCIB3            |

| FG676      |                   |
|------------|-------------------|
| Pin Number | A3PE1500 Function |
| R21        | IO89NDB3V0        |
| R22        | GCB2/IO89PDB3V0   |
| R23        | IO90NDB3V0        |
| R24        | GCC2/IO90PDB3V0   |
| R25        | IO91PDB3V0        |
| R26        | IO91NDB3V0        |
| T1         | IO186PDB6V2       |
| T2         | IO185NDB6V2       |
| T3         | GNDQ              |
| T4         | IO180PDB6V1       |
| T5         | IO180NDB6V1       |
| T6         | IO188NDB6V2       |
| T7         | GFB2/IO188PDB6V2  |
| T8         | VCCIB6            |
| T9         | VCC               |
| T10        | GND               |
| T11        | GND               |
| T12        | GND               |
| T13        | GND               |
| T14        | GND               |
| T15        | GND               |
| T16        | GND               |
| T17        | GND               |
| T18        | VCC               |
| T19        | VCCIB3            |
| T20        | IO99PDB3V1        |
| T21        | IO99NDB3V1        |
| T22        | IO97PDB3V1        |
| T23        | IO97NDB3V1        |
| T24        | GNDQ              |
| T25        | IO93PPB3V0        |
| T26        | NC                |
| U1         | IO186NDB6V2       |
| U2         | IO184NDB6V2       |
| U3         | IO184PDB6V2       |
| U4         | IO182NDB6V1       |

| FG676      |                   |
|------------|-------------------|
| Pin Number | A3PE1500 Function |
| U5         | IO182PDB6V1       |
| U6         | IO178PDB6V1       |
| U7         | IO178NDB6V1       |
| U8         | VCCIB6            |
| U9         | VCC               |
| U10        | GND               |
| U11        | GND               |
| U12        | GND               |
| U13        | GND               |
| U14        | GND               |
| U15        | GND               |
| U16        | GND               |
| U17        | GND               |
| U18        | VCC               |
| U19        | VCCIB3            |
| U20        | NC                |
| U21        | IO101NDB3V1       |
| U22        | IO101PDB3V1       |
| U23        | IO92NDB3V0        |
| U24        | IO92PDB3V0        |
| U25        | IO95PDB3V1        |
| U26        | IO93NPB3V0        |
| V1         | IO183PDB6V2       |
| V2         | IO183NDB6V2       |
| V3         | VMV6              |
| V4         | IO181PDB6V1       |
| V5         | IO181NDB6V1       |
| V6         | IO176PDB6V1       |
| V7         | IO176NDB6V1       |
| V8         | VCCIB6            |
| V9         | VCC               |
| V10        | VCC               |
| V11        | VCC               |
| V12        | VCC               |
| V13        | VCC               |
| V14        | VCC               |

| FG676      |                   |
|------------|-------------------|
| Pin Number | A3PE1500 Function |
| V15        | VCC               |
| V16        | VCC               |
| V17        | VCC               |
| V18        | VCC               |
| V19        | VCCIB3            |
| V20        | IO107PDB3V2       |
| V21        | IO107NDB3V2       |
| V22        | IO103NDB3V2       |
| V23        | IO103PDB3V2       |
| V24        | VMV3              |
| V25        | IO95NDB3V1        |
| V26        | IO94PDB3V0        |
| W1         | IO179NDB6V1       |
| W2         | IO179PDB6V1       |
| W3         | IO177NDB6V1       |
| W4         | IO177PDB6V1       |
| W5         | IO172PDB6V0       |
| W6         | IO172NDB6V0       |
| W7         | VCC               |
| W8         | VCC               |
| W9         | VCCIB5            |
| W10        | VCCIB5            |
| W11        | VCCIB5            |
| W12        | VCCIB5            |
| W13        | VCCIB5            |
| W14        | VCCIB4            |
| W15        | VCCIB4            |
| W16        | VCCIB4            |
| W17        | VCCIB4            |
| W18        | VCCIB4            |
| W19        | VCC               |
| W20        | VCCIB3            |
| W21        | GDB0/IO109NDB3V2  |
| W22        | GDB1/IO109PDB3V2  |
| W23        | IO105NDB3V2       |
| W24        | IO105PDB3V2       |



| Revision                    | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | Page       |
|-----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|
| Revision 10<br>(March 2012) | The "In-System Programming (ISP) and Security" section and "Security" section were revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement the best security available in the industry (SAR 34669).                                                                                                                                                                                                            | I, 1-1     |
|                             | The Y security option and Licensed DPA Logo were added to the "ProASIC3E Ordering Information" section. The trademarked Licensed DPA Logo identifies that a product is covered by a DPA counter-measures license from Cryptography Research (SAR 34727).                                                                                                                                                                                                                        | III        |
|                             | The following sentence was removed from the "Advanced Architecture" section:<br>"In addition, extensive on-chip programming circuitry allows for rapid, single-voltage (3.3 V) programming of IGLOOe devices via an IEEE 1532 JTAG interface" (SAR 34689).                                                                                                                                                                                                                      | 1-3        |
|                             | The "Specifying I/O States During Programming" section is new (SAR 34699).                                                                                                                                                                                                                                                                                                                                                                                                      | 1-6        |
|                             | VCCPLL in Table 2-2 • Recommended Operating Conditions <sup>1</sup> was corrected from "1.4 to 1.6 V" to "1.425 to 1.575 V" (SAR 33851).<br>The T <sub>J</sub> symbol was added to the table and notes regarding T <sub>A</sub> and T <sub>J</sub> were removed. The second of two parameters in the VCCI and VMV row, called "3.3 V DC supply voltage," was corrected to "3.0 V DC supply voltage" (SAR 37227).                                                                | 2-2        |
|                             | The reference to guidelines for global spines and VersaTile rows, given in the "Global Clock Contribution—P <sub>CLOCK</sub> " section, was corrected to the "Spine Architecture" section of the Global Resources chapter in the <i>ProASIC3E FPGA Fabric User's Guide</i> (SAR 34735).                                                                                                                                                                                         | 2-9        |
|                             | t <sub>DOUT</sub> was corrected to t <sub>DIN</sub> in Figure 2-3 • Input Buffer Timing Model and Delays (example) (SAR 37109).                                                                                                                                                                                                                                                                                                                                                 | 2-13       |
|                             | The typo related to the values for 3.3 V LVCMOS Wide Range in Table 2-17 • Summary of I/O Timing Characteristics—Software Default Settings was corrected (SAR 37227).                                                                                                                                                                                                                                                                                                           | 2-19       |
|                             | The notes regarding drive strength in the "Summary of I/O Timing Characteristics – Default I/O Software Settings" section and "3.3 V LVCMOS Wide Range" section and tables were revised for clarification. They now state that the minimum drive strength for the default software configuration when run in wide range is ±100 µA. The drive strength displayed in software is supported in normal range only. For a detailed I/V curve, refer to the IBIS models (SAR 34763). | 2-18, 2-27 |