

Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	516096
Number of I/O	221
Number of Gates	300000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	324-BGA
Supplier Device Package	324-FBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a3pe3000-fgg324

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Power Calculation Methodology

This section describes a simplified method to estimate power consumption of an application. For more accurate and detailed power estimations, use the SmartPower tool in the Libero SoC software.

The power calculation methodology described below uses the following variables:

- The number of PLLs as well as the number and the frequency of each output clock generated
- The number of combinatorial and sequential cells used in the design
- · The internal clock frequencies
- The number and the standard of I/O pins used in the design
- The number of RAM blocks used in the design
- Toggle rates of I/O pins as well as VersaTiles—guidelines are provided in Table 2-11 on page 2-11.
- Enable rates of output buffers—guidelines are provided for typical applications in Table 2-12 on page 2-11.
- Read rate and write rate to the memory—guidelines are provided for typical applications in Table 2-12 on page 2-11. The calculation should be repeated for each clock domain defined in the design.

Methodology

Total Power Consumption—PTOTAL

 $P_{TOTAL} = P_{STAT} + P_{DYN}$

P_{STAT} is the total static power consumption.

P_{DYN} is the total dynamic power consumption.

Total Static Power Consumption—P_{STAT}

P_{STAT} = PDC1 + N_{INPUTS} * PDC2 + N_{OUTPUTS} * PDC3

N_{INPUTS} is the number of I/O input buffers used in the design.

N_{OUTPUTS} is the number of I/O output buffers used in the design.

Total Dynamic Power Consumption—P_{DYN}

P_{DYN} = P_{CLOCK} + P_{S-CELL} + P_{C-CELL} + P_{NET} + P_{INPUTS} + P_{OUTPUTS} + P_{MEMORY} + P_{PLL}

Global Clock Contribution—P_{CLOCK}

P_{CLOCK} = (PAC1 + N_{SPINE} * PAC2 + N_{ROW} * PAC3 + N_{S-CELL} * PAC4) * F_{CLK}

N_{SPINE} is the number of global spines used in the user design—guidelines are provided in the "Spine Architecture" section of the Global Resources chapter in the *ProASIC3E FPGA Fabric User's Guide*.

N_{ROW} is the number of VersaTile rows used in the design—guidelines are provided in the "Spine Architecture" section of the Global Resources chapter in the *ProASIC3E FPGA Fabric User's Guide*.

F_{CLK} is the global clock signal frequency.

N_{S-CELL} is the number of VersaTiles used as sequential modules in the design.

PAC1, PAC2, PAC3, and PAC4 are device-dependent.

Sequential Cells Contribution—P_{S-CELL}

 P_{S-CELL} = N_{S-CELL} * (PAC5 + α_1 / 2 * PAC6) * F_{CLK}

 $N_{S\text{-}CELL}$ is the number of VersaTiles used as sequential modules in the design. When a multi-tile sequential cell is used, it should be accounted for as 1.

 α_1 is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-11 on page 2-11.

F_{CLK} is the global clock signal frequency.




Figure 2-4 • Output Buffer Model and Delays (example)



ProASIC3E DC and Switching Characteristics

Table 2-21 • I/O Short Currents IOSH/IOSL

	Drive Strength	IOSH (mA)*	IOSL (mA)*
3.3 V LVTTL / 3.3 V LVCMOS	2 mA	25	27
	4 mA	25	27
	6 mA	51	54
	8 mA	51	54
	12 mA	103	109
	16 mA	132	127
	24 mA	268	181
3.3 V LVCMOS Wide Range	100 µA	Same as regular 3.3 V LVCMOS	Same as regular 3.3 V LVCMOS
2.5 V LVCMOS	4 mA	16	18
	8 mA	32	37
	12 mA	65	74
	16 mA	83	87
	24 mA	169	124
1.8 V LVCMOS	2 mA	9	11
	4 mA	17	22
	6 mA	35	44
	8 mA	45	51
	12 mA	91	74
	16 mA	91	74
1.5 V LVCMOS	2 mA	13	16
	4 mA	25	33
	6 mA	32	39
	8 mA	66	55
	12 mA	66	55

Notes:

- 1. $T_J = 100^{\circ}C$
- 2. Applicable to 3.3 V LVCMOS Wide Range. IOSL/IOSH dependent on the I/O buffer drive strength selected for wide range applications. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8b specification.

The length of time an I/O can withstand IOSH/IOSL events depends on the junction temperature. The reliability data below is based on a 3.3 V, 36 mA I/O setting, which is the worst case for this type of analysis.

For example, at 100°C, the short current condition would have to be sustained for more than six months to cause a reliability concern. The I/O design does not contain any short circuit protection, but such protection would only be needed in extremely prolonged stress conditions.

Table 2-22 • Duration of Short Circuit Event Before Failure

Temperature	Time before Failure
-40°C	> 20 years
0°C	> 20 years
25°C	> 20 years
70°C	5 years

Temperature	Time before Failure
85°C	2 years
100°C	6 months

Table 2-23 • Schmitt Trigger Input Hysteresis

Hysteresis Voltage Value (typ.) for Schmitt Mode Input Buffers

Input Buffer Configuration	Hysteresis Value (typ.)
3.3 V LVTTL/LVCMOS/PCI/PCI-X (Schmitt trigger mode)	240 mV
2.5 V LVCMOS (Schmitt trigger mode)	140 mV
1.8 V LVCMOS (Schmitt trigger mode)	80 mV
1.5 V LVCMOS (Schmitt trigger mode)	60 mV

Table 2-24 • I/O Input Rise Time, Fall Time, and Related I/O Reliability*

Input Buffer	Input Rise/Fall Time (min.)	Input Rise/Fall Time (max.)	Reliability
LVTTL/LVCMOS (Schmitt trigger disabled)	No requirement	10 ns *	20 years (110°C)
LVTTL/LVCMOS (Schmitt trigger enabled)		No requirement, but input noise voltage cannot exceed Schmitt hysteresis.	·) · · ·
HSTL/SSTL/GTL	No requirement	10 ns *	10 years (100°C)
LVDS/B-LVDS/M-LVDS/ LVPECL	No requirement	10 ns *	10 years (100°C)

Note: *For clock signals and similar edge-generating signals, refer to the "ProASIC3/E SSO and Pin Placement Guidelines" chapter of the ProASIC3E FPGA Fabric User's Guide. The maximum input rise/fall time is related to the noise induced into the input buffer trace. If the noise is low, then the rise time and fall time of input buffers can be increased beyond the maximum value. The longer the rise/fall times, the more susceptible the input signal is to the board noise. Microsemi recommends signal integrity evaluation/characterization of the system to ensure that there is no excessive noise coupling into input signals.

static Microsemi.

ProASIC3E DC and Switching Characteristics

Single-Ended I/O Characteristics

3.3 V LVTTL / 3.3 V LVCMOS

Low-Voltage Transistor–Transistor Logic is a general-purpose standard (EIA/JESD) for 3.3 V applications. It uses an LVTTL input buffer and push-pull output buffer. The 3.3 V LVCMOS standard is supported as part of the 3.3 V LVTTL support.

3.3 V LVTTL / 3.3 V LVCMOS	VIL		VIH		VOL	vон	IOL	юн	IOSL	IOSH	IIL ¹	IIH ²
Drive Strength	Min. V	Max. V	Min., V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μA ⁴	μA ⁴
2 mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	27	25	10	10
4 mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	27	25	10	10
6 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	54	51	10	10
8 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	54	51	10	10
12 mA	-0.3	0.8	2	3.6	0.4	2.4	12	12	109	103	10	10
16 mA	-0.3	0.8	2	3.6	0.4	2.4	16	16	127	132	10	10
24 mA	-0.3	0.8	2	3.6	0.4	2.4	24	24	181	268	10	10

Table 2-25 • Minimum and Maximum DC Input and Output Levels

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V< VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN< VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

4. Currents are measured at 85°C junction temperature.

5. Software default selection highlighted in gray.




Figure 2-6 • AC Loading

Table 2-26 • 3.3 V LVTTL / 3.3 V LVCMOS AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	C _{LOAD} (pF)		
0	3.3	1.4	-	35		

Note: *Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points.

1.8 V LVCMOS

Low-Voltage CMOS for 1.8 V is an extension of the LVCMOS standard (JESD8-5) used for generalpurpose 1.8 V applications. It uses a 1.8 V input buffer and a push-pull output buffer.

1.8 V LVCMOS	VIL		VIH	VIH		VOH	IOL	юн	IOSL	IOSH	IIL¹	IIH ²
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μA ⁴	μ Α ⁴
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	2	2	11	9	10	10
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	4	4	22	17	10	10
6 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	6	6	44	35	10	10
8 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	8	8	51	45	10	10
12 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	12	12	74	91	10	10
16 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	16	16	74	91	10	10

Table 2-37 • Minimum and Maximum DC Input and Output Levels

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.

Figure 2-9 • AC Loading

Table 2-38 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	C _{LOAD} (pF)		
0	1.8	0.9	_	35		

Note: *Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points.

static Microsemi.

ProASIC3E DC and Switching Characteristics

1.5 V LVCMOS (JESD8-11)

Low-Voltage CMOS for 1.5 V is an extension of the LVCMOS standard (JESD8-5) used for generalpurpose 1.5 V applications. It uses a 1.5 V input buffer and a push-pull output buffer.

1.5 V LVCMOS	VIL		VIH		VOL	VOH	IOL	юн	IOSL	IOSH	IIL ¹	IIH ²
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μA ⁴	μA ⁴
2 mA	-0.3	0.30 * VCCI	0.7 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	2	2	16	13	10	10
4 mA	-0.3	0.30 * VCCI	0.7 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	4	4	33	25	10	10
6 mA	-0.3	0.30 * VCCI	0.7 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	6	6	39	32	10	10
8 mA	-0.3	0.30 * VCCI	0.7 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	8	8	55	66	10	10
12 mA	-0.3	0.30 * VCCI	0.7 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	12	12	55	66	10	10

Table 2-41 • Minimum and Maximum DC Input and Output Levels

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V< VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

4. Currents are measured at 85°C junction temperature.

5. Software default selection highlighted in gray.

Figure 2-10 • AC Loading

Table 2-42 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	C _{LOAD} (pF)
0	1.5	0.75	_	35

Note: *Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points.

SSTL3 Class I

Stub-Speed Terminated Logic for 3.3 V memory bus standard (JESD8-8). ProASIC3E devices support Class I. This provides a differential amplifier input buffer and a push-pull output buffer.

SSTL3 Class I		VIL	VIH		VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL	IIH
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ¹	Max. mA ¹	μA²	μA²
14 mA	-0.3	VREF – 0.2	VREF + 0.2	3.6	0.7	VCCI – 1.1	14	14	54	51	10	10

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.




Figure 2-20 • AC Loading

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	VTT (typ.) (V)	C _{LOAD} (pF)
VREF – 0.2	VREF + 0.2	1.5	1.5	1.485	30

Note: *Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points.

Timing Characteristics

Table 2-74 • SSTL3 Class I

```
Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V, VREF = 1.5 V
```

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
Std.	0.66	2.31	0.04	1.25	0.43	2.35	1.84			4.59	4.07	ns
-1	0.56	1.96	0.04	1.06	0.36	2.00	1.56			3.90	3.46	ns
-2	0.49	1.72	0.03	0.93	0.32	1.75	1.37			3.42	3.04	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.

Timing Characteristics

Table 2-80 • LVDS

Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	Units
Std.	0.66	1.87	0.04	1.82	ns
-1	0.56	1.59	0.04	1.55	ns
-2	0.49	1.40	0.03	1.36	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.

B-LVDS/M-LVDS

Bus LVDS (B-LVDS) and Multipoint LVDS (M-LVDS) specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers. Microsemi LVDS drivers provide the higher drive current required by B-LVDS and M-LVDS to accommodate the loading. The drivers require series terminations for better signal quality and to control voltage swing. Termination is also required at both ends of the bus since the driver can be located anywhere on the bus. These configurations can be implemented using the TRIBUF_LVDS and BIBUF_LVDS macros along with appropriate terminations. Multipoint designs using Microsemi LVDS macros can achieve up to 200 MHz with a maximum of 20 loads. A sample application is given in Figure 2-23. The input and output buffer delays are available in the LVDS section in Table 2-80.

Example: For a bus consisting of 20 equidistant loads, the following terminations provide the required differential voltage, in worst-case Industrial operating conditions, at the farthest receiver: $R_S = 60 \Omega$ and $R_T = 70 \Omega$, given $Z_0 = 50 \Omega$ (2") and $Z_{stub} = 50 \Omega$ (~1.5").




Figure 2-23 • B-LVDS/M-LVDS Multipoint Application Using LVDS I/O Buffers

🌜 Microsemi.

ProASIC3E DC and Switching Characteristics

Timing Characteristics

Table 2-99 • RAM4K9

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	-2	-1	Std.	Units
t _{AS}	Address setup time	0.25	0.28	0.33	ns
t _{AH}	Address hold time	0.00	0.00	0.00	ns
t _{ENS}	REN, WEN setup time	0.14	0.16	0.19	ns
t _{ENH}	REN, WEN hold time	0.10	0.11	0.13	ns
t _{BKS}	BLK setup time	0.23	0.27	0.31	ns
t _{BKH}	BLK hold time	0.02	0.02	0.02	ns
t _{DS}	Input data (DIN) setup time	0.18	0.21	0.25	ns
t _{DH}	Input data (DIN) hold time	0.00	0.00	0.00	ns
t _{CKQ1}	Clock High to new data valid on DOUT (output retained, WMODE = 0)	1.79	2.03	2.39	ns
	Clock High to new data valid on DOUT (flow-through, WMODE = 1)	2.36	2.68	3.15	ns
t _{CKQ2}	Clock High to new data valid on DOUT (pipelined)	0.89	1.02	1.20	ns
t _{C2CWWL} 1	Address collision clk-to-clk delay for reliable write after write on same address—Applicable to Closing Edge	0.33	0.28	0.25	ns
t _{C2CWWH} 1	Address collision clk-to-clk delay for reliable write after write on same address—Applicable to Rising Edge	0.30	0.26	0.23	ns
t _{C2CRWH} 1	Address collision clk-to-clk delay for reliable read access after write on same address—Applicable to Opening Edge	0.45	0.38	0.34	ns
t _{C2CWRH} 1	Address collision clk-to-clk delay for reliable write access after read on same address— Applicable to Opening Edge	0.49	0.42	0.37	ns
t _{RSTBQ}	RESET Low to data out Low on DO (flow-through)	0.92	1.05	1.23	ns
	RESET Low to Data Out Low on DO (pipelined)	0.92	1.05	1.23	ns
t _{REMRSTB}	RESET removal	0.29	0.33	0.38	ns
t _{RECRSTB}	RESET recovery	1.50	1.71	2.01	ns
t _{MPWRSTB}	RESET minimum pulse width	0.21	0.24	0.29	ns
t _{CYC}	Clock cycle time	3.23	3.68	4.32	ns
F _{MAX}	Maximum frequency	310	272	231	MHz

Notes:

1. For more information, refer to the application note Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.

🌜 Microsemi.

ProASIC3E DC and Switching Characteristics

FIFO




Figure 2-46 • FIFO Model



3 – Pin Descriptions and Packaging

Supply Pins

GND

Ground

Ground supply voltage to the core, I/O outputs, and I/O logic.

GNDQ

Ground (quiet)

Quiet ground supply voltage to input buffers of I/O banks. Within the package, the GNDQ plane is decoupled from the simultaneous switching noise originated from the output buffer ground domain. This minimizes the noise transfer within the package and improves input signal integrity. GNDQ must always be connected to GND on the board.

VCC

Core Supply Voltage

Supply voltage to the FPGA core, nominally 1.5 V. VCC is required for powering the JTAG state machine in addition to VJTAG. Even when a device is in bypass mode in a JTAG chain of interconnected devices, both VCC and VJTAG must remain powered to allow JTAG signals to pass through the device.

VCCIBx

I/O Supply Voltage

Supply voltage to the bank's I/O output buffers and I/O logic. Bx is the I/O bank number. There are up to eight I/O banks on low power flash devices plus a dedicated VJTAG bank. Each bank can have a separate VCCI connection. All I/Os in a bank will run off the same VCCIBx supply. VCCI can be 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. In general, unused I/O banks should have their corresponding VCCIX pins tied to GND. If an output pad is terminated to ground through any resistor and if the corresponding VCCIX is left floating, then the leakage current to ground is ~ 0uA. However, if an output pad is terminated to ground is ~ 0uA. However, if an output pad is terminated to ground is ~ 3 uA. For unused banks the aforementioned behavior is to be taken into account while deciding if it's better to float VCCIX of unused bank or tie it to GND.

VMVx

I/O Supply Voltage (quiet)

Quiet supply voltage to the input buffers of each I/O bank. *x* is the bank number. Within the package, the VMV plane biases the input stage of the I/Os in the I/O banks. This minimizes the noise transfer within the package and improves input signal integrity. Each bank must have at least one VMV connection, and no VMV should be left unconnected. All I/Os in a bank run off the same VMVx supply. VMV is used to provide a quiet supply voltage to the input buffers of each I/O bank. VMVx can be 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VMV pins tied to GND. VMV and VCCI should be at the same voltage within a given I/O bank. Used VMV pins must be connected to the corresponding VCCI pins of the same bank (i.e., VMV0 to VCCIB0, VMV1 to VCCIB1, etc.).

VCCPLA/B/C/D/E/F

PLL Supply Voltage

Supply voltage to analog PLL, nominally 1.5 V.

When the PLLs are not used, the place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground. Microsemi recommends tying VCCPLx to VCC and using proper filtering circuits to decouple VCC noise from the PLLs. Refer to the PLL Power Supply Decoupling section of the "Clock Conditioning Circuits in Low Power Flash Devices and Mixed Signal FPGAs" chapter of the *ProASIC3E FPGA Fabric User's Guide* for a complete board solution for the PLL analog power supply and ground.

There are six VCCPLX pins on ProASIC3E devices.

VCOMPLA/B/C/D/E/F PLL Ground

Ground to analog PLL power supplies. When the PLLs are not used, the place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground.

There are six VCOMPL pins (PLL ground) on ProASIC3E devices.



Pin Descriptions and Packaging

VJTAG

JTAG Supply Voltage

Low power flash devices have a separate bank for the dedicated JTAG pins. The JTAG pins can be run at any voltage from 1.5 V to 3.3 V (nominal). Isolating the JTAG power supply in a separate I/O bank gives greater flexibility in supply selection and simplifies power supply and PCB design. If the JTAG interface is neither used nor planned for use, the VJTAG pin together with the TRST pin could be tied to GND. It should be noted that VCC is required to be powered for JTAG operation; VJTAG alone is insufficient. If a device is in a JTAG chain of interconnected boards, the board containing the device can be powered down, provided both VJTAG and VCC to the part remain powered; otherwise, JTAG signals will not be able to transition the device, even in bypass mode.

Microsemi recommends that VPUMP and VJTAG power supplies be kept separate with independent filtering capacitors rather than supplying them from a common rail.

VPUMP Programming Supply Voltage

For programming, VPUMP should be 3.3 V nominal. During normal device operation, VPUMP can be left floating or can be tied (pulled up) to any voltage between 0 V and the VPUMP maximum. Programming power supply voltage (VPUMP) range is listed in the datasheet.

When the VPUMP pin is tied to ground, it will shut off the charge pump circuitry, resulting in no sources of oscillation from the charge pump circuitry.

For proper programming, 0.01 μ F and 0.33 μ F capacitors (both rated at 16 V) are to be connected in parallel across VPUMP and GND, and positioned as close to the FPGA pins as possible.

Microsemi recommends that VPUMP and VJTAG power supplies be kept separate with independent filtering capacitors rather than supplying them from a common rail.

User-Defined Supply Pins

VREF

I/O Voltage Reference

Reference voltage for I/O minibanks. VREF pins are configured by the user from regular I/Os, and any I/O in a bank, except JTAG I/Os, can be designated the voltage reference I/O. Only certain I/O standards require a voltage reference—HSTL (I) and (II), SSTL2 (I) and (II), SSTL3 (I) and (II), and GTL/GTL+. One VREF pin can support the number of I/Os available in its minibank.

User Pins

I/O

User Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Input and output signal levels are compatible with the I/O standard selected.

During programming, I/Os become tristated and weakly pulled up to VCCI. With VCCI, VMV, and VCC supplies continuously powered up, when the device transitions from programming to operating mode, the I/Os are instantly configured to the desired user configuration.

Unused I/Os are configured as follows:

- Output buffer is disabled (with tristate value of high impedance)
- Input buffer is disabled (with tristate value of high impedance)
- Weak pull-up is programmed

GL Globals

GL I/Os have access to certain clock conditioning circuitry (and the PLL) and/or have direct access to the global network (spines). Additionally, the global I/Os can be used as regular I/Os, since they have identical capabilities. Unused GL pins are configured as inputs with pull-up resistors.

See more detailed descriptions of global I/O connectivity in the "Clock Conditioning Circuits in Low Power Flash Devices and Mixed Signal FPGAs" chapter of the *ProASIC3E FPGA Fabric User's Guide*. All inputs labeled GC/GF are direct inputs into the quadrant clocks. For example, if GAA0 is used for an input, GAA1 and GAA2 are no longer available for input to the quadrant globals. All inputs labeled GC/GF are direct inputs into the chip-level globals, and the rest are connected to the quadrant globals. The inputs to the global network are multiplexed, and only one input can be used as a global input.



Pin Descriptions and Packaging

Special Function Pins

NC

No Connect

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

DC

Do Not Connect

This pin should not be connected to any signals on the PCB. These pins should be left unconnected.

Packaging

Semiconductor technology is constantly shrinking in size while growing in capability and functional integration. To enable next-generation silicon technologies, semiconductor packages have also evolved to provide improved performance and flexibility.

Microsemi consistently delivers packages that provide the necessary mechanical and environmental protection to ensure consistent reliability and performance. Microsemi IC packaging technology efficiently supports high-density FPGAs with large-pin-count Ball Grid Arrays (BGAs), but is also flexible enough to accommodate stringent form factor requirements for Chip Scale Packaging (CSP). In addition, Microsemi offers a variety of packages designed to meet your most demanding application and economic requirements for today's embedded and mobile systems.

Related Documents

User's Guides

ProASIC3E FPGA Fabric User's Guide

http://www.microsemi.com/document-portal/doc_download/130883-proasic3e-fpga-fabric-user-s-guide

Packaging

The following documents provide packaging information and device selection for low power flash devices.

Product Catalog

http://www.microsemi.com/soc/documents/ProdCat_PIB.pdf

Lists devices currently recommended for new designs and the packages available for each member of the family. Use this document or the datasheet tables to determine the best package for your design, and which package drawing to use.

Package Mechanical Drawings


http://www.microsemi.com/document-portal/doc_download/131095-package-mechanical-drawings

This document contains the package mechanical drawings for all packages currently or previously supplied by Microsemi. Use the bookmarks to navigate to the package mechanical drawings.

Additional packaging materials: http://www.microsemi.com/products/fpga-soc/solutions.



FG484



Note: This is the bottom view of the package.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at *http://www.microsemi.com/products/fpga-soc/solutions*.



	FG484		FG484
Pin Number	A3PE1500 Function	Pin Number	A3PE1500 Function
N17	IO91NPB3V0	R9	VCCIB5
N18	IO90NPB3V0	R10	VCCIB5
N19	IO91PPB3V0	R11	IO135NDB5V0
N20	GNDQ	R12	IO135PDB5V0
N21	IO93NDB3V0	R13	VCCIB4
N22	IO95PDB3V1	R14	VCCIB4
P1	NC	R15	VMV3
P2	IO183PDB6V2	R16	VCCPLD
P3	IO187NPB6V2	R17	GDB1/IO109PPB3V2
P4	IO184NPB6V2	R18	GDC1/IO108PDB3V2
P5	IO176PPB6V1	R19	IO99NDB3V1
P6	IO182PDB6V1	R20	VCC
P7	IO182NDB6V1	R21	IO98NDB3V1
P8	VCCIB6	R22	IO101PDB3V1
P9	GND	T1	NC
P10	VCC	T2	IO177NDB6V1
P11	VCC	Т3	NC
P12	VCC	T4	IO171PDB6V0
P13	VCC	Т5	IO171NDB6V0
P14	GND	Т6	GEC1/IO169PPB6V0
P15	VCCIB3	T7	VCOMPLE
P16	GDB0/IO109NPB3V2	Т8	GNDQ
P17	IO97NDB3V1	Т9	GEA2/IO166PPB5V3
P18	IO97PDB3V1	T10	IO145NDB5V1
P19	IO99PDB3V1	T11	IO141NDB5V0
P20	VMV3	T12	IO139NDB5V0
P21	IO98PDB3V1	T13	IO119NDB4V1
P22	IO95NDB3V1	T14	IO119PDB4V1
R1	NC	T15	GNDQ
R2	IO177PDB6V1	T16	VCOMPLD
R3	VCC	T17	VJTAG
R4	IO176NPB6V1	T18	GDC0/IO108NDB3V2
R5	IO174NDB6V0	T19	GDA1/IO110PDB3V2
R6	IO174PDB6V0	T20	NC
R7	GEC0/IO169NPB6V0	T21	IO103PDB3V2
R8	VMV5	T22	IO101NDB3V1

	FG484					
Pin Number	A3PE1500 Function					
U1	IO175PPB6V1					
U2	IO173PDB6V0					
U3	IO173NDB6V0					
U4	GEB1/IO168PDB6V0					
U5	GEB0/IO168NDB6V0					
U6	VMV6					
U7	VCCPLE					
U8	IO166NPB5V3					
U9	IO157PPB5V2					
U10	IO145PDB5V1					
U11	IO141PDB5V0					
U12	IO139PDB5V0					
U13	IO121NDB4V1					
U14	IO121PDB4V1					
U15	VMV4					
U16	ТСК					
U17	VPUMP					
U18	TRST					
U19	GDA0/IO110NDB3V2					
U20	NC					
U21	IO103NDB3V2					
U22	IO105PDB3V2					
V1	NC					
V2	IO175NPB6V1					
V3	GND					
V4	GEA1/IO167PDB6V0					
V5	GEA0/IO167NDB6V0					
V6	GNDQ					
V7	GEC2/IO164PDB5V3					
V8	IO157NPB5V2					
V9	IO151NDB5V2					
V10	IO151PDB5V2					
V11	IO137NDB5V0					
V12	IO137PDB5V0					
V13	IO123NDB4V1					
V14	IO123PDB4V1					



Package Pin Assignments

FG484			FG484	FG484			
Pin Number	A3PE3000 Function	Pin Number	A3PE3000 Function	Pin Number	A3PE3000 Function		
N17	IO132NPB3V2	R9	VCCIB5	U1	IO240PPB6V0		
N18	IO117NPB3V0	R10	VCCIB5	U2	IO238PDB6V0		
N19	IO132PPB3V2	R11	IO196NDB5V0	U3	IO238NDB6V0		
N20	GNDQ	R12	IO196PDB5V0	U4	GEB1/IO235PDB6V0		
N21	IO126NDB3V1	R13	VCCIB4	U5	GEB0/IO235NDB6V0		
N22	IO128PDB3V1	R14	VCCIB4	U6	VMV6		
P1	IO247PDB6V1	R15	VMV3	U7	VCCPLE		
P2	IO253PDB6V2	R16	VCCPLD	U8	IO233NPB5V4		
P3	IO270NPB6V4	R17	GDB1/IO152PPB3V4	U9	IO222PPB5V3		
P4	IO261NPB6V3	R18	GDC1/IO151PDB3V4	U10	IO206PDB5V1		
P5	IO249PPB6V1	R19	IO138NDB3V3	U11	IO202PDB5V1		
P6	IO259PDB6V3	R20	VCC	U12	IO194PDB5V0		
P7	IO259NDB6V3	R21	IO130NDB3V2	U13	IO176NDB4V2		
P8	VCCIB6	R22	IO134PDB3V2	U14	IO176PDB4V2		
P9	GND	T1	IO243PPB6V1	U15	VMV4		
P10	VCC	T2	IO245NDB6V1	U16	ТСК		
P11	VCC	Т3	IO243NPB6V1	U17	VPUMP		
P12	VCC	T4	IO241PDB6V0	U18	TRST		
P13	VCC	T5	IO241NDB6V0	U19	GDA0/IO153NDB3V4		
P14	GND	Т6	GEC1/IO236PPB6V0	U20	IO144NDB3V3		
P15	VCCIB3	T7	VCOMPLE	U21	IO140NDB3V3		
P16	GDB0/IO152NPB3V4	Т8	GNDQ	U22	IO142PDB3V3		
P17	IO136NDB3V2	Т9	GEA2/IO233PPB5V4	V1	IO239PDB6V0		
P18	IO136PDB3V2	T10	IO206NDB5V1	V2	IO240NPB6V0		
P19	IO138PDB3V3	T11	IO202NDB5V1	V3	GND		
P20	VMV3	T12	IO194NDB5V0	V4	GEA1/IO234PDB6V0		
P21	IO130PDB3V2	T13	IO186NDB4V4	V5	GEA0/IO234NDB6V0		
P22	IO128NDB3V1	T14	IO186PDB4V4	V6	GNDQ		
R1	IO247NDB6V1	T15	GNDQ	V7	GEC2/IO231PDB5V4		
R2	IO245PDB6V1	T16	VCOMPLD	V8	IO222NPB5V3		
R3	VCC	T17	VJTAG	V9	IO204NDB5V1		
R4	IO249NPB6V1	T18	GDC0/IO151NDB3V4	V10	IO204PDB5V1		
R5	IO251NDB6V2	T19	GDA1/IO153PDB3V4	V11	IO195NDB5V0		
R6	IO251PDB6V2	T20	IO144PDB3V3	V12	IO195PDB5V0		
R7	GEC0/IO236NPB6V0	T21	IO140PDB3V3	V13	IO178NDB4V3		
R8	VMV5	T22	IO134NDB3V2	V14	IO178PDB4V3		



	FG484	
Pin Number	A3PE3000 Function	Pin Numb
V15	IO155NDB4V0	¥7
V16	GDB2/IO155PDB4V0	Y8
V17	TDI	Y9
V18	GNDQ	Y10
V19	TDO	Y11
V20	GND	Y12
V21	IO146PDB3V4	Y13
V22	IO142NDB3V3	Y14
W1	IO239NDB6V0	Y15
W2	IO237PDB6V0	Y16
W3	IO230PSB5V4	Y17
W4	GND	Y18
W5	IO232NDB5V4	Y19
W6	GEB2/IO232PDB5V4	Y20
W7	IO231NDB5V4	Y21
W8	IO214NDB5V2	Y22
W9	IO214PDB5V2	
W10	IO200NDB5V0	
W11	IO192NDB4V4	
W12	IO184NDB4V3	
W13	IO184PDB4V3	
W14	IO156NDB4V0	
W15	GDC2/IO156PDB4V0	
W16	IO154NDB4V0	
W17	GDA2/IO154PDB4V0	
W18	TMS	
W19	GND	
W20	IO150NDB3V4	
W21	IO146NDB3V4	
W22	IO148PPB3V4	
Y1	VCCIB6	
Y2	IO237NDB6V0	
Y3	IO228NDB5V4	
Y4	IO224NDB5V3	
Y5	GND	
Y6	IO220NDB5V3	

FG484					
Pin Number	A3PE3000 Function				
¥7	IO220PDB5V3				
Y8	VCC				
Y9	VCC				
Y10	IO200PDB5V0				
Y11	IO192PDB4V4				
Y12	IO188NPB4V4				
Y13	IO187PSB4V4				
Y14	VCC				
Y15	VCC				
Y16	IO164NDB4V1				
Y17	IO164PDB4V1				
Y18	GND				
Y19	IO158PPB4V0				
Y20	IO150PDB3V4				
Y21	IO148NPB3V4				
Y22	VCCIB3				

	FG676				
Pin Number	A3PE1500 Function	Pin Nu			
A1	GND	AA			
A2	GND	AA			
A3	GAA0/IO00NDB0V0	AA			
A4	GAA1/IO00PDB0V0	AA			
A5	IO06NDB0V0	AA			
A6	IO09NDB0V1	AA			
A7	IO09PDB0V1	AA			
A8	IO14NDB0V1	AA			
A9	IO14PDB0V1	AA			
A10	IO22NDB0V2	AA			
A11	IO22PDB0V2	AA			
A12	IO26NDB0V3	AA			
A13	IO26PDB0V3	AA			
A14	IO30NDB0V3	AA			
A15	IO30PDB0V3	AA			
A16	IO34NDB1V0	AA			
A17	IO34PDB1V0	A			
A18	IO38NDB1V0	A			
A19	IO38PDB1V0	AE			
A20	IO41PDB1V1	AE			
A21	IO44PDB1V1	A			
A22	IO49PDB1V2	AE			
A23	IO50PDB1V2	A			
A24	GBC1/IO55PDB1V3	AE			
A25	GND	AE			
A26	GND	AB			
AA1	IO174PDB6V0	AB			
AA2	IO171PDB6V0	AB			
AA3	GEA1/IO167PPB6V0	AB			
AA4	GEC0/IO169NPB6V0	AB			
AA5	VCOMPLE	AB			
AA6	GND	AB			
AA7	IO165NDB5V3	AB			
AA8	GEB2/IO165PDB5V3	AB			
AA9	IO163PDB5V3	AB			
AA10	IO159NDB5V3	AB			

	FG676						
Pin Number A3PE1500 Function							
AA11	IO153NDB5V2						
AA12	IO147NDB5V1						
AA13	IO139NDB5V0						
AA14	IO137NDB5V0						
AA15	IO123NDB4V1						
AA16	IO123PDB4V1						
AA17	IO117NDB4V0						
AA18	IO117PDB4V0						
AA19	GDB2/IO112PDB4V0						
AA20	GNDQ						
AA21	TDO						
AA22	GND						
AA23	GND						
AA24	IO102NDB3V1						
AA25	IO102PDB3V1						
AA26	IO98NDB3V1						
AB1	IO174NDB6V0						
AB2	IO171NDB6V0						
AB3	GEB1/IO168PPB6V0						
AB4	GEA0/IO167NPB6V0						
AB5	VCCPLE						
AB6	GND						
AB7	GND						
AB8	IO156NDB5V2						
AB9	IO156PDB5V2						
AB10	IO150PDB5V1						
AB11	IO155PDB5V2						
AB12	IO142PDB5V0						
AB13	IO135NDB5V0						
AB14	IO135PDB5V0						
AB15	IO132PDB4V2						
AB16	IO129PDB4V2						
AB17	IO121PDB4V1						
AB18	IO119NDB4V1						
AB19	IO112NDB4V0						
AB20	VMV4						

FG676						
Pin Number	A3PE1500 Function					
AB21	ТСК					
AB22	TRST					
AB23	GDC0/IO108NDB3V2					
AB24	GDC1/IO108PDB3V2					
AB25	IO104NDB3V2					
AB26	IO104PDB3V2					
AC1	IO170PDB6V0					
AC2	GEB0/IO168NPB6V0					
AC3	IO166NPB5V3					
AC4	GNDQ					
AC5	GND					
AC6	IO160PDB5V3					
AC7	IO161PDB5V3					
AC8	IO154PDB5V2					
AC9	GND					
AC10	IO150NDB5V1					
AC11	IO155NDB5V2					
AC12	IO142NDB5V0					
AC13	IO138NDB5V0					
AC14	IO138PDB5V0					
AC15	IO132NDB4V2					
AC16	IO129NDB4V2					
AC17	IO121NDB4V1					
AC18	IO119PDB4V1					
AC19	IO118NDB4V0					
AC20	IO118PDB4V0					
AC21	IO114PPB4V0					
AC22	TMS					
AC23	VJTAG					
AC24	VMV3					
AC25	IO106NDB3V2					
AC26	IO106PDB3V2					
AD1	IO170NDB6V0					
AD2	GEA2/IO166PPB5V3					
AD3	VMV5					
AD4	GEC2/IO164PDB5V3					

🌜 Microsemi.

Package Pin Assignments

FG676		FG676		FG676	
Pin Number	A3PE1500 Function	Pin Number	A3PE1500 Function	Pin Number	A3PE1500 Function
AD5	IO162PDB5V3	AE15	IO134NDB4V2	AF25	GND
AD6	IO160NDB5V3	AE16	IO133NDB4V2	AF26	GND
AD7	IO161NDB5V3	AE17	IO127NDB4V2	B1	GND
AD8	IO154NDB5V2	AE18	IO130NDB4V2	B2	GND
AD9	IO148PDB5V1	AE19	IO126NDB4V1	B3	GND
AD10	IO151PDB5V2	AE20	IO124NDB4V1	B4	GND
AD11	IO144PDB5V1	AE21	IO120NDB4V1	B5	IO06PDB0V0
AD12	IO140PDB5V0	AE22	IO116PDB4V0	B6	IO04NDB0V0
AD13	IO143PDB5V1	AE23	GDC2/IO113PDB4V0	B7	IO07NDB0V0
AD14	IO141PDB5V0	AE24	GDA2/IO111PDB4V0	B8	IO11NDB0V1
AD15	IO134PDB4V2	AE25	GND	B9	IO10NDB0V1
AD16	IO133PDB4V2	AE26	GND	B10	IO16NDB0V2
AD17	IO127PDB4V2	AF1	GND	B11	IO20NDB0V2
AD18	IO130PDB4V2	AF2	GND	B12	IO24NDB0V3
AD19	IO126PDB4V1	AF3	GND	B13	IO23NDB0V2
AD20	IO124PDB4V1	AF4	GND	B14	IO28NDB0V3
AD21	IO120PDB4V1	AF5	IO158NPB5V2	B15	IO31NDB0V3
AD22	IO114NPB4V0	AF6	IO157NPB5V2	B16	IO32PDB1V0
AD23	TDI	AF7	IO152NPB5V2	B17	IO36PDB1V0
AD24	GNDQ	AF8	IO146NDB5V1	B18	IO37PDB1V0
AD25	GDA0/IO110NDB3V2	AF9	IO146PDB5V1	B19	IO42NPB1V1
AD26	GDA1/IO110PDB3V2	AF10	IO149NDB5V1	B20	IO41NDB1V1
AE1	GND	AF11	IO149PDB5V1	B21	IO44NDB1V1
AE2	GND	AF12	IO145NDB5V1	B22	IO49NDB1V2
AE3	GND	AF13	IO145PDB5V1	B23	IO50NDB1V2
AE4	IO164NDB5V3	AF14	IO136NDB5V0	B24	GBC0/IO55NDB1V3
AE5	IO162NDB5V3	AF15	IO136PDB5V0	B25	GND
AE6	IO158PPB5V2	AF16	IO131NDB4V2	B26	GND
AE7	IO157PPB5V2	AF17	IO131PDB4V2	C1	GND
AE8	IO152PPB5V2	AF18	IO128NDB4V2	C2	GND
AE9	IO148NDB5V1	AF19	IO128PDB4V2	C3	GND
AE10	IO151NDB5V2	AF20	IO122NDB4V1	C4	GND
AE11	IO144NDB5V1	AF21	IO122PDB4V1	C5	GAA2/IO221PDB7V3
AE12	IO140NDB5V0	AF22	IO116NDB4V0	C6	IO04PDB0V0
AE13	IO143NDB5V1	AF23	IO113NDB4V0	C7	IO07PDB0V0
AE14	IO141NDB5V0	AF24	IO111NDB4V0	C8	IO11PDB0V1