# E·XFL



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	516096
Number of I/O	147
Number of Gates	300000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a3pe3000-pq208

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Temperature Grade Offerings**

Package	A3PE600	A3PE1500	A3PE3000
Cortex-M1 Devices		M1A3PE1500	M1A3PE3000
PQ208	C, I	C, I	C, I
FG256	C, I	-	-
FG324	-	_	C, I
FG484	C, I	C, I	C, I
FG676	-	C, I	_
FG896	-	-	C, I

*Note:* C = Commercial temperature range: 0°C to 70°C ambient temperature<math>I = Industrial temperature range: -40°C to 85°C ambient temperature

# **Speed Grade and Temperature Grade Matrix**

Temperature Grade	Std.	-1	-2
C <sup>1</sup>	$\checkmark$	$\checkmark$	$\checkmark$
2	$\checkmark$	$\checkmark$	$\checkmark$

Notes:

1. C = Commercial temperature range: 0°C to 70°C ambient temperature

2. I = Industrial temperature range: -40°C to 85°C ambient temperature

References made to ProASIC3E devices also apply to ARM-enabled ProASIC3E devices. The ARM-enabled part numbers start with M1 (Cortex-M1).

Contact your local Microsemi SoC Products Group representative for device availability: www.microsemi.com/index.php?option=com\_content&id=135&lang=en&view=article.



rom file Save to file			Show BSR D
Port Name	Macro Cell	Pin Number	1/O State (Output Only)
BIST	ADLIB:INBUF	T2	1
BYPASS_IO	ADLIB:INBUF	K1	1
CLK	ADLIB:INBUF	B1	1
ENOUT	ADLIB:INBUF	J16	1
LED	ADLIB:OUTBUF	M3	0
MONITOR[0]	ADLIB:OUTBUF	B5	0
MONITOR[1]	ADLIB:OUTBUF	C7	Z
MONITOR[2]	ADLIB:OUTBUF	D9	Z
MONITOR(3)	ADLIB:OUTBUF	D7	Z
MONITOR[4]	ADLIB:OUTBUF	A11	Z
OEa	ADLIB:INBUF	E4	Z
ОЕЬ	ADLIB:INBUF	F1	Z
OSC_EN	ADLIB:INBUF	К3	Z
PAD[10]	ADLIB:BIBUF_LVCMOS33U	M8	Z
PAD[11]	ADLIB:BIBUF_LVCMOS33D	R7	Z
PAD[12]	ADLIB:BIBUF_LVCMOS33U	D11	Z
PAD[13]	ADLIB:BIBUF_LVCMOS33D	C12	Z
PAD[14]	ADLIB:BIBUF_LVCMOS33U	R6	Z
			-

### *Figure 1-3* • I/O States During Programming Window

- 6. Click OK to return to the FlashPoint Programming File Generator window.
  - I/O States during programming are saved to the ADB and resulting programming files after completing programming file generation.



#### Table 2-17 • Summary of I/O Timing Characteristics—Software Default Settings -2 Speed Grade, Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V

I/O Standard	Drive Strength (mA)	Equivalent Software Default Drive Strength Option) <sup>1</sup>	Slew Rate	Capacitive Load (pF)	External Resistor (Ω)	t <sub>bour</sub> (ns)	t <sub>DP</sub> (ns)	t <sub>DIN</sub> (ns)	t <sub>PY</sub> (ns)	t <sub>PYS</sub> (ns)	t <sub>EOUT</sub> (ns)	t <sub>ZL</sub> (ns)	t <sub>ZH</sub> (ns)	t <sub>LZ</sub> (ns)	t <sub>HZ</sub> (ns)	t <sub>ZLS</sub> (ns)	t <sub>ZHS</sub> (ns)
3.3 V LVTTL / 3.3 V LVCMOS	12	12	High	35	-	0.49	2.74	0.03	0.90	1.17	0.32	2.79	2.14	2.45	2.70	4.46	3.81
3.3 V LVCMOS Wide Range <sup>2</sup>	100 µA	12	High	35	-	0.49	4.24	0.03	1.36	1.78	0.32	4.24	3.25	3.78	4.17	6.77	5.79
2.5 V LVCMOS	12	12	High	35	_	0.49	2.80	0.03	1.13	1.24	0.32	2.85	2.61	2.51	2.61	4.52	4.28
1.8 V LVCMOS	12	12	High	35	_	0.49	2.83	0.03	1.08	1.42	0.32	2.89	2.31	2.79	3.16	4.56	3.98
1.5 V LVCMOS	12	12	High	35	_	0.49	3.30	0.03	1.27	1.60	0.32	3.36	2.70	2.96	3.27	5.03	4.37
3.3 V PCI	Per PCI spec	-	High	10	25 <sup>3</sup>	0.49	2.09	0.03	0.78	1.17	0.32	2.13	1.49	2.45	2.70	3.80	3.16
3.3 V PCI-X	Per PCI-X spec	-	High	10	25 <sup>3</sup>	0.49	2.09	0.03	0.78	1.17	0.32	2.13	1.49	2.45	2.70	3.80	3.16
3.3 V GTL	20 <sup>4</sup>	-	High	10	25	0.45	1.55	0.03	2.19	-	0.32	1.52	1.55	-	-	3.19	3.22
2.5 V GTL	20 <sup>4</sup>	-	High	10	25	0.45	1.59	0.03	1.83	-	0.32	1.61	1.59	-	-	3.28	3.26
3.3 V GTL+	35	-	High	10	25	0.45	1.53	0.03	1.19	-	0.32	1.56	1.53	-	-	3.23	3.20
2.5 V GTL+	33	-	High	10	25	0.45	1.65	0.03	1.13	-	0.32	1.68	1.57	-	-	3.35	3.24
HSTL (I)	8	-	High	20	50	0.49	2.37	0.03	1.59	-	0.32	2.42	2.35	-	-	4.09	4.02
HSTL (II)	15 <sup>4</sup>	-	High	20	25	0.49	2.26	0.03	1.59	-	0.32	2.30	2.03	-	-	3.97	3.70
SSTL2 (I)	15	-	High	30	50	0.49	1.59	0.03	1.00	-	0.32	1.62	1.38	-	-	3.29	3.05
SSTL2 (II)	18	-	High	30	25	0.49	1.62	0.03	1.00	-	0.32	1.65	1.32	-	-	3.32	2.99
SSTL3 (I)	14	_	High	30	50	0.49	1.72	0.03	0.93	-	0.32	1.75	1.37	-	-	3.42	3.04
SSTL3 (II)	21	-	High	30	25	0.49	1.54	0.03	0.93	-	0.32	1.57	1.25	-	-	3.24	2.92
LVDS/B-LVDS/ M-LVDS	24	-	High	-	-	0.49	1.40	0.03	1.36	-	_	-	_	_	_	—	_
LVPECL	24	_	High	_	_	0.49	1.36	0.03	1.22	-	-	-	-	-	-	—	-

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is  $\pm 100 \ \mu$ A. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. All LVCMOS 3.3 V software macros support LVCMOS 3.3V wide range as specified in the JESD8b specification.

3. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 2-11 on page 2-38 for connectivity. This resistor is not required during normal operation.

4. Output drive strength is below JEDEC specification.

5. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5.

Table 2-19 • I/O Output Buffer Maximum Resistances <sup>1</sup> (c	continued)
--	------------

Standard	Drive Strength	R <sub>PULL-DOWN</sub> (Ω) <sup>2</sup>	$R_{PULL-UP}$ (Ω) <sup>3</sup>
3.3 V GTL+	35 mA	12	-
2.5 V GTL+	33 mA	15	-
HSTL (I)	8 mA	50	50
HSTL (II)	15 mA <sup>4</sup>	25	25
SSTL2 (I)	15 mA	27	31
SSTL2 (II)	18 mA	13	15
SSTL3 (I)	14 mA	44	69
SSTL3 (II)	21 mA	18	32

Notes:

1. These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on VCCI, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website at www.microsemi.com/index.php?option=com\_content&id=1671&lang=en&view=article.

- 2. R<sub>(PULL-DOWN-MAX)</sub> = (VOLspec) / IOLspec
- 3. R<sub>(PULL-UP-MAX)</sub> = (VCCImax VOHspec) / IOHspec
- 4. Output drive strength is below JEDEC specification.

#### Table 2-20 • I/O Weak Pull-Up/Pull-Down Resistances Minimum and Maximum Weak Pull-Up/Pull-Down Resistance Values

	R( <sub>(WEAK</sub>	Ω) Ω	$R_{(WEAK PULL-DOWN)}^2$ ( $\Omega$ )					
VCCI	Min.	Max.	Min.	Max.				
3.3 V	10 k	45 k	10 k	45 k				
3.3 V (Wide Range I/Os)	10 k	45 k	10 k	45 k				
2.5 V	11 k	55 k	12 k	74 k				
1.8 V	18 k	70 k	17 k	110 k				
1.5 V	19 k	90 k	19 k	140 k				

Notes:

1. R<sub>(WEAK PULL-UP-MAX)</sub> = (VCCImax – VOHspec) / I<sub>(WEAK PULL-UP-MIN)</sub>

2. R(WEAK PULL-DOWN-MAX) = (VOLspec) / I(WEAK PULL-DOWN-MIN)

# 🌜 Microsemi.

ProASIC3E DC and Switching Characteristics

## Timing Characteristics

### Table 2-31 • 3.3 V LVCMOS Wide Range High Slew

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V

Drive	Equivalent Software Default Drive Strength Ontion <sup>1</sup>	Speed	•	<b>t</b>	<b>f</b>	<b>f</b>	<b>+</b>	<b>t</b>	<b>f</b>	<b>f</b>	<b>t</b>	<b>•</b>	t	f	Unite
	4 m 4	Oracle	•DOUT	•DP		4 02	PYS	LOUT	"ZL	•ZH	4.40	чн <b>Z</b>	45.50	42HS	Units
100 µA	4 mA	510.	0.00	12.19	0.04	1.83	2.38	0.43	12.19	10.17	4.10	4.00	15.58	13.57	ns
		-1	0.56	10.37	0.04	1.55	2.02	0.36	10.37	8.66	3.54	3.41	13.26	11.54	ns
		-2	0.49	9.10	0.03	1.36	1.78	0.32	9.10	7.60	3.11	2.99	11.64	10.13	ns
100 µA	8 mA	Std.	0.66	7.85	0.04	1.83	2.38	0.43	7.85	6.29	4.71	4.97	11.24	9.68	ns
		-1	0.56	6.68	0.04	1.55	2.02	0.36	6.68	5.35	4.01	4.22	9.57	8.24	ns
		-2	0.49	5.86	0.03	1.36	1.78	0.32	5.86	4.70	3.52	3.71	8.40	7.23	ns
100 µA	12 mA	Std.	0.66	5.67	0.04	1.83	2.38	0.43	5.67	4.36	5.06	5.59	9.07	7.75	ns
		-1	0.56	4.82	0.04	1.55	2.02	0.36	4.82	3.71	4.31	4.75	7.71	6.59	ns
		-2	0.49	4.24	0.03	1.36	1.78	0.32	4.24	3.25	3.78	4.17	6.77	5.79	ns
100 µA	16 mA	Std.	0.66	5.35	0.04	1.83	2.38	0.43	5.35	3.96	5.15	5.76	8.75	7.35	ns
		-1	0.56	4.55	0.04	1.55	2.02	0.36	4.55	3.36	4.38	4.90	7.44	6.25	ns
		-2	0.49	4.00	0.03	1.36	1.78	0.32	4.00	2.95	3.85	4.30	6.53	5.49	ns
100 µA	24 mA	Std.	0.66	4.96	0.04	1.83	2.38	0.43	4.96	3.27	5.23	6.38	8.35	6.67	ns
		-1	0.56	4.22	0.04	1.55	2.02	0.36	4.22	2.78	4.45	5.43	7.11	5.67	ns
		-2	0.49	3.70	0.03	1.36	1.78	0.32	3.70	2.44	3.91	4.76	6.24	4.98	ns

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is  $\pm 100 \ \mu$ A. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. Software default selection highlighted in gray.

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.

## 1.8 V LVCMOS

Low-Voltage CMOS for 1.8 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 1.8 V applications. It uses a 1.8 V input buffer and a push-pull output buffer.

1.8 V LVCMOS		VIL	VIH		VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL¹	IIH <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μA <sup>4</sup>	μA <sup>4</sup>
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	2	2	11	9	10	10
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	4	4	22	17	10	10
6 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	6	6	44	35	10	10
8 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	8	8	51	45	10	10
12 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	12	12	74	91	10	10
16 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	16	16	74	91	10	10

Table 2-37 • Minimum and Maximum DC Input and Output Levels

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.

#### Figure 2-9 • AC Loading

#### Table 2-38 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	C <sub>LOAD</sub> (pF)
0	1.8	0.9	_	35

Note: \*Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points.

## 🌜 Microsemi.

ProASIC3E DC and Switching Characteristics

## 2.5 V GTL

Gunning Transceiver Logic is a high-speed bus standard (JESD8-3). It provides a differential amplifier input buffer and an open-drain output buffer. The VCCI pin should be connected to 2.5 V.

Table 2-51 • Minimum and Maximum DC Input and Output Levels

2.5 GTL		VIL	VIH		VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL	IIH
Drive Strength	Min., V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>1</sup>	Max. mA <sup>1</sup>	μA²	μA²
20 mA <sup>3</sup>	-0.3	VREF – 0.05	VREF + 0.05	3.6	0.4	_	20	20	124	169	10	10

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.

3. Output drive strength is below JEDEC specification.



### Figure 2-13 • AC Loading

#### Table 2-52 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	VTT (typ.) (V)	C <sub>LOAD</sub> (pF)
VREF – 0.05	VREF + 0.05	0.8	0.8	1.2	10

Note: \*Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points.

#### **Timing Characteristics**

Table 2-53 • 2.5 V GTL

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V VREF = 0.8 V

Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>zLS</sub>	t <sub>zHS</sub>	Units
Std.	0.60	2.13	0.04	2.46	0.43	2.16	2.13			4.40	4.36	ns
-1	0.51	1.81	0.04	2.09	0.36	1.84	1.81			3.74	3.71	ns
-2	0.45	1.59	0.03	1.83	0.32	1.61	1.59			3.28	3.26	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.

## **Differential I/O Characteristics**

## Physical Implementation

Configuration of the I/O modules as a differential pair is handled by the Designer software when the user instantiates a differential I/O macro in the design.

Differential I/Os can also be used in conjunction with the embedded Input Register (InReg), Output Register (OutReg), Enable Register (EnReg), and DDR. However, there is no support for bidirectional I/Os or tristates with the LVPECL standards.

## LVDS

Low-Voltage Differential Signaling (ANSI/TIA/EIA-644) is a high-speed, differential I/O standard. It requires that one data bit be carried through two signal lines, so two pins are needed. It also requires external resistor termination.

The full implementation of the LVDS transmitter and receiver is shown in an example in Figure 2-22. The building blocks of the LVDS transmitter-receiver are one transmitter macro, one receiver macro, three board resistors at the transmitter end, and one resistor at the receiver end. The values for the three driver resistors are different from those used in the LVPECL implementation because the output standard specifications are different.

Along with LVDS I/O, ProASIC3E also supports Bus LVDS structure and Multipoint LVDS (M-LVDS) configuration (up to 40 nodes).



Figure 2-22 • LVDS Circuit Diagram and Board-Level Implementation

## **I/O Register Specifications**



# Fully Registered I/O Buffers with Synchronous Enable and Asynchronous Preset

Figure 2-25 • Timing Model of Registered I/O Buffers with Synchronous Enable and Asynchronous Preset





## Figure 2-29 • Output Enable Register Timing Diagram

#### **Timing Characteristics**

# Table 2-88 • Output Enable Register Propagation DelaysCommercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	-2	-1	Std.	Units
t <sub>OECLKQ</sub>	Clock-to-Q of the Output Enable Register	0.59	0.67	0.79	ns
t <sub>OESUD</sub>	Data Setup Time for the Output Enable Register	0.31	0.36	0.42	ns
t <sub>OEHD</sub>	Data Hold Time for the Output Enable Register	0.00	0.00	0.00	ns
t <sub>OESUE</sub>	Enable Setup Time for the Output Enable Register	0.44	0.50	0.58	ns
t <sub>OEHE</sub>	Enable Hold Time for the Output Enable Register	0.00	0.00	0.00	ns
t <sub>OECLR2Q</sub>	Asynchronous Clear-to-Q of the Output Enable Register	0.67	0.76	0.89	ns
t <sub>OEPRE2Q</sub>	Asynchronous Preset-to-Q of the Output Enable Register	0.67	0.76	0.89	ns
t <sub>OEREMCLR</sub>	Asynchronous Clear Removal Time for the Output Enable Register	0.00	0.00	0.00	ns
t <sub>OERECCLR</sub>	Asynchronous Clear Recovery Time for the Output Enable Register	0.22	0.25	0.30	ns
t <sub>OEREMPRE</sub>	Asynchronous Preset Removal Time for the Output Enable Register	0.00	0.00	0.00	ns
t <sub>OERECPRE</sub>	Asynchronous Preset Recovery Time for the Output Enable Register	0.22	0.25	0.30	ns
t <sub>OEWCLR</sub>	Asynchronous Clear Minimum Pulse Width for the Output Enable Register	0.22	0.25	0.30	ns
t <sub>OEWPRE</sub>	Asynchronous Preset Minimum Pulse Width for the Output Enable Register	0.22	0.25	0.30	ns
t <sub>OECKMPWH</sub>	Clock Minimum Pulse Width High for the Output Enable Register	0.36	0.41	0.48	ns
t <sub>OECKMPWL</sub>	Clock Minimum Pulse Width Low for the Output Enable Register	0.32	0.37	0.43	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.

# 🌜 Microsemi.

ProASIC3E DC and Switching Characteristics

## Timing Characteristics

#### Table 2-93 • Combinatorial Cell Propagation Delays Commercial-Case Conditions: T<sub>1</sub> = 70°C, Worst-Case VCC = 1.425 V

Combinatorial Cell	Equation	Parameter	-2	-1	Std.	Units
INV	Y = !A	t <sub>PD</sub>	0.40	0.46	0.54	ns
AND2	$Y = A \cdot B$	t <sub>PD</sub>	0.47	0.54	0.63	ns
NAND2	Y = !(A · B)	t <sub>PD</sub>	0.47	0.54	0.63	ns
OR2	Y = A + B	t <sub>PD</sub>	0.49	0.55	0.65	ns
NOR2	Y = !(A + B)	t <sub>PD</sub>	0.49	0.55	0.65	ns
XOR2	Y = A ⊕ B	t <sub>PD</sub>	0.74	0.84	0.99	ns
MAJ3	Y = MAJ(A , B, C)	t <sub>PD</sub>	0.70	0.79	0.93	ns
XOR3	$Y = A \oplus B \oplus C$	t <sub>PD</sub>	0.87	1.00	1.17	ns
MUX2	Y = A !S + B S	t <sub>PD</sub>	0.51	0.58	0.68	ns
AND3	$Y = A \cdot B \cdot C$	t <sub>PD</sub>	0.56	0.64	0.75	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.

## VersaTile Specifications as a Sequential Module

The ProASIC3E library offers a wide variety of sequential cells, including flip-flops and latches. Each has a data input and optional enable, clear, or preset. In this section, timing characteristics are presented for a representative sample from the library. For more details, refer to the *Fusion, IGLOO/e, and ProASIC3/E Macro Library Guide*.



Figure 2-36 • Sample of Sequential Cells



# 4 – Package Pin Assignments

## **PQ208**



Note: This is the top view of the package.

## Note

For Package Manufacturing and Environmental information, visit the Resource Center at *http://www.microsemi.com/products/fpga-soc/solutions*.



Package Pin Assignments

FG256		FG256		FG256		
Pin Number	A3PE600 Function	Pin Number	A3PE600 Function	Pin Number	A3PE600 Function	
G13	GCC1/IO50PPB2V1	K1	GFC2/IO115PSB6V1	M5	VMV5	
G14	IO44NDB2V1	K2	IO113PPB6V1	M6	VCCIB5	
G15	IO44PDB2V1	K3	IO112PDB6V1	M7	VCCIB5	
G16	IO49NSB2V1	K4	IO112NDB6V1	M8	IO84NDB5V0	
H1	GFB0/IO119NPB7V0	K5	VCCIB6	M9	IO84PDB5V0	
H2	GFA0/IO118NDB6V1	K6	VCC	M10	VCCIB4	
H3	GFB1/IO119PPB7V0	K7	GND	M11	VCCIB4	
H4	VCOMPLF	K8	GND	M12	VMV3	
H5	GFC0/IO120NPB7V0	K9	GND	M13	VCCPLD	
H6	VCC	K10	GND	M14	GDB1/IO66PPB3V1	
H7	GND	K11	VCC	M15	GDC1/IO65PDB3V1	
H8	GND	K12	VCCIB3	M16	IO61NDB3V1	
H9	GND	K13	IO54NPB3V0	N1	IO105PDB6V0	
H10	GND	K14	IO57NPB3V0	N2	IO105NDB6V0	
H11	VCC	K15	IO55NPB3V0	N3	GEC1/IO104PPB6V0	
H12	GCC0/IO50NPB2V1	K16	IO57PPB3V0	N4	VCOMPLE	
H13	GCB1/IO51PPB2V1	L1	IO113NPB6V1	N5	GNDQ	
H14	GCA0/IO52NPB3V0	L2	IO109PPB6V0	N6	GEA2/IO101PPB5V2	
H15	VCOMPLC	L3	IO108PDB6V0	N7	IO92NDB5V1	
H16	GCB0/IO51NPB2V1	L4	IO108NDB6V0	N8	IO90NDB5V1	
J1	GFA2/IO117PSB6V1	L5	VCCIB6	N9	IO82NDB5V0	
J2	GFA1/IO118PDB6V1	L6	GND	N10	IO74NDB4V1	
J3	VCCPLF	L7	VCC	N11	IO74PDB4V1	
J4	IO116NDB6V1	L8	VCC	N12	GNDQ	
J5	GFB2/IO116PDB6V1	L9	VCC	N13	VCOMPLD	
J6	VCC	L10	VCC	N14	VJTAG	
J7	GND	L11	GND	N15	GDC0/IO65NDB3V1	
J8	GND	L12	VCCIB3	N16	GDA1/IO67PDB3V1	
J9	GND	L13	GDB0/IO66NPB3V1	P1	GEB1/IO103PDB6V0	
J10	GND	L14	IO60NDB3V1	P2	GEB0/IO103NDB6V0	
J11	VCC	L15	IO60PDB3V1	P3	VMV6	
J12	GCB2/IO54PPB3V0	L16	IO61PDB3V1	P4	VCCPLE	
J13	GCA1/IO52PPB3V0	M1	IO109NPB6V0	P5	IO101NPB5V2	
J14	GCC2/IO55PPB3V0	M2	IO106NDB6V0	P6	IO95PPB5V1	
J15	VCCPLC	M3	IO106PDB6V0	P7	IO92PDB5V1	
J16	GCA2/IO53PSB3V0	M4	GEC0/IO104NPB6V0	P8	IO90PDB5V1	



FG324			FG324	FG324		
Pin Number	A3PE3000 FBGA	Pin Number	A3PE3000 FBGA	Pin Number	A3PE3000 FBGA	
A1	GND	C1	IO305NDB7V3	E1	IO303NDB7V3	
A2	IO08NDB0V0	C2	IO308NDB7V4	E2	GNDQ	
A3	IO08PDB0V0	C3	GAA2/IO309PPB7V4	E3	VMV7	
A4	IO10NDB0V1	C4	GAA1/IO00PPB0V0	E4	IO307NPB7V4	
A5	IO10PDB0V1	C5	VMV0	E5	VCCPLA	
A6	IO12PDB0V1	C6	IO14NDB0V1	E6	GAB0/IO01NPB0V0	
A7	GND	C7	IO18PDB0V2	E7	VCCIB0	
A8	IO32NDB0V3	C8	IO40NDB0V4	E8	GND	
A9	IO32PDB0V3	C9	IO40PDB0V4	E9	IO28NDB0V3	
A10	IO42PPB1V0	C10	IO44PDB1V0	E10	IO48PDB1V0	
A11	IO52NPB1V1	C11	IO56NDB1V1	E11	GND	
A12	GND	C12	IO64NDB1V2	E12	VCCIB1	
A13	IO66NDB1V3	C13	IO64PDB1V2	E13	IO60NPB1V2	
A14	IO72NDB1V3	C14	VMV1	E14	VCCPLB	
A15	IO72PDB1V3	C15	GBC0/IO79NDB1V4	E15	IO82NDB2V0	
A16	IO74NDB1V4	C16	GBC1/IO79PDB1V4	E16	VMV2	
A17	IO74PDB1V4	C17	GBB2/IO83PPB2V0	E17	GNDQ	
A18	GND	C18	IO88NDB2V0	E18	IO90NDB2V1	
B1	IO305PDB7V3	D1	IO303PDB7V3	F1	IO299NDB7V3	
B2	GAB2/IO308PDB7V4	D2	VCCIB7	F2	IO299PDB7V3	
B3	GAA0/IO00NPB0V0	D3	GAC2/IO307PPB7V4	F3	IO295PDB7V2	
B4	VCCIB0	D4	IO309NPB7V4	F4	IO295NDB7V2	
B5	GNDQ	D5	GAB1/IO01PPB0V0	F5	VCOMPLA	
B6	IO12NDB0V1	D6	IO14PDB0V1	F6	IO291PPB7V2	
B7	IO18NDB0V2	D7	IO24NDB0V2	F7	GAC0/IO02NDB0V0	
B8	VCCIB0	D8	IO24PDB0V2	F8	GAC1/IO02PDB0V0	
B9	IO42NPB1V0	D9	IO28PDB0V3	F9	IO26PDB0V3	
B10	IO44NDB1V0	D10	IO48NDB1V0	F10	IO34PDB0V4	
B11	VCCIB1	D11	IO56PDB1V1	F11	IO58NDB1V2	
B12	IO52PPB1V1	D12	IO60PPB1V2	F12	IO58PDB1V2	
B13	IO66PDB1V3	D13	GBB0/IO80NDB1V4	F13	IO94PPB2V1	
B14	GNDQ	D14	GBB1/IO80PDB1V4	F14	VCOMPLB	
B15	VCCIB1	D15	GBA2/IO82PDB2V0	F15	GBC2/IO84PDB2V0	
B16	GBA0/IO81NDB1V4	D16	IO83NPB2V0	F16	IO84NDB2V0	
B17	GBA1/IO81PDB1V4	D17	VCCIB2	F17	IO92NDB2V1	
B18	IO88PDB2V0	D18	IO90PDB2V1	F18	IO92PDB2V1	



# FG676



## Note

For Package Manufacturing and Environmental information, visit the Resource Center at *http://www.microsemi.com/products/fpga-soc/solutions*.



Package Pin Assignments

FG676			FG676	FG676		
Pin Number	A3PE1500 Function	Pin Number	A3PE1500 Function	Pin Number	A3PE1500 Function	
R21	IO89NDB3V0	U5	IO182PDB6V1	V15	VCC	
R22	GCB2/IO89PDB3V0	U6	IO178PDB6V1	V16	VCC	
R23	IO90NDB3V0	U7	IO178NDB6V1	V17	VCC	
R24	GCC2/IO90PDB3V0	U8	VCCIB6	V18	VCC	
R25	IO91PDB3V0	U9	VCC	V19	VCCIB3	
R26	IO91NDB3V0	U10	GND	V20	IO107PDB3V2	
T1	IO186PDB6V2	U11	GND	V21	IO107NDB3V2	
T2	IO185NDB6V2	U12	GND	V22	IO103NDB3V2	
Т3	GNDQ	U13	GND	V23	IO103PDB3V2	
T4	IO180PDB6V1	U14	GND	V24	VMV3	
T5	IO180NDB6V1	U15	GND	V25	IO95NDB3V1	
Т6	IO188NDB6V2	U16	GND	V26	IO94PDB3V0	
T7	GFB2/IO188PDB6V2	U17	GND	W1	IO179NDB6V1	
Т8	VCCIB6	U18	VCC	W2	IO179PDB6V1	
Т9	VCC	U19	VCCIB3	W3	IO177NDB6V1	
T10	GND	U20	NC	W4	IO177PDB6V1	
T11	GND	U21	IO101NDB3V1	W5	IO172PDB6V0	
T12	GND	U22	IO101PDB3V1	W6	IO172NDB6V0	
T13	GND	U23	IO92NDB3V0	W7	VCC	
T14	GND	U24	IO92PDB3V0	W8	VCC	
T15	GND	U25	IO95PDB3V1	W9	VCCIB5	
T16	GND	U26	IO93NPB3V0	W10	VCCIB5	
T17	GND	V1	IO183PDB6V2	W11	VCCIB5	
T18	VCC	V2	IO183NDB6V2	W12	VCCIB5	
T19	VCCIB3	V3	VMV6	W13	VCCIB5	
T20	IO99PDB3V1	V4	IO181PDB6V1	W14	VCCIB4	
T21	IO99NDB3V1	V5	IO181NDB6V1	W15	VCCIB4	
T22	IO97PDB3V1	V6	IO176PDB6V1	W16	VCCIB4	
T23	IO97NDB3V1	V7	IO176NDB6V1	W17	VCCIB4	
T24	GNDQ	V8	VCCIB6	W18	VCCIB4	
T25	IO93PPB3V0	V9	VCC	W19	VCC	
T26	NC	V10	VCC	W20	VCCIB3	
U1	IO186NDB6V2	V11	VCC	W21	GDB0/IO109NDB3V2	
U2	IO184NDB6V2	V12	VCC	W22	GDB1/IO109PDB3V2	
U3	IO184PDB6V2	V13	VCC	W23	IO105NDB3V2	
U4	IO182NDB6V1	V14	VCC	W24	IO105PDB3V2	



Package Pin Assignments

FG896		FG896		FG896		
Pin Number	A3PE3000 Function	Pin Number	A3PE3000 Function	Pin Number	A3PE3000 Function	
T11	VCC	U17	GND	V23	IO128NDB3V1	
T12	GND	U18	GND	V24	IO132PDB3V2	
T13	GND	U19	GND	V25	IO130PPB3V2	
T14	GND	U20	VCC	V26	IO126NDB3V1	
T15	GND	U21	VCCIB3	V27	IO129NDB3V1	
T16	GND	U22	IO120PDB3V0	V28	IO127NDB3V1	
T17	GND	U23	IO128PDB3V1	V29	IO125NDB3V1	
T18	GND	U24	IO124PDB3V1	V30	IO123PDB3V1	
T19	GND	U25	IO124NDB3V1	W1	IO266NDB6V4	
T20	VCC	U26	IO126PDB3V1	W2	IO262NDB6V3	
T21	VCCIB3	U27	IO129PDB3V1	W3	IO260NDB6V3	
T22	IO109NPB2V3	U28	IO127PDB3V1	W4	IO252NDB6V2	
T23	IO116NDB3V0	U29	IO125PDB3V1	W5	IO251NDB6V2	
T24	IO118NDB3V0	U30	IO121NDB3V0	W6	IO251PDB6V2	
T25	IO122NPB3V1	V1	IO268NDB6V4	W7	IO255NDB6V2	
T26	GCA1/IO114PPB3V0	V2	IO262PDB6V3	W8	IO249PPB6V1	
T27	GCB0/IO113NPB2V3	V3	IO260PDB6V3	W9	IO253PDB6V2	
T28	GCA2/IO115PPB3V0	V4	IO252PDB6V2	W10	VCCIB6	
T29	VCCPLC	V5	IO257NPB6V2	W11	VCC	
T30	IO121PDB3V0	V6	IO261NPB6V3	W12	GND	
U1	IO268PDB6V4	V7	IO255PDB6V2	W13	GND	
U2	IO264NDB6V3	V8	IO259PDB6V3	W14	GND	
U3	IO264PDB6V3	V9	IO259NDB6V3	W15	GND	
U4	IO258PDB6V3	V10	VCCIB6	W16	GND	
U5	IO258NDB6V3	V11	VCC	W17	GND	
U6	IO257PPB6V2	V12	GND	W18	GND	
U7	IO261PPB6V3	V13	GND	W19	GND	
U8	IO265NDB6V3	V14	GND	W20	VCC	
U9	IO263NDB6V3	V15	GND	W21	VCCIB3	
U10	VCCIB6	V16	GND	W22	IO134PDB3V2	
U11	VCC	V17	GND	W23	IO138PDB3V3	
U12	GND	V18	GND	W24	IO132NDB3V2	
U13	GND	V19	GND	W25	IO136NPB3V2	
U14	GND	V20	VCC	W26	IO130NPB3V2	
U15	GND	V21	VCCIB3	W27	IO141PDB3V3	
U16	GND	V22	IO120NDB3V0	W28	IO135PDB3V2	



Revision		Changes	Page		
Revision 9 (Aug 2009)	All references to speed grade	-F have been removed from this document.	N/A		
Product Brief v1.2					
	The "Pro I/Os with Advance definitions of hot-swap and co	ed I/O Standards" section was revised to add Id-sparing.	1-6		
DC and Switching Characteristics v1.3	3.3 V LVCMOS and 1.2 V L datasheet. This affects all ta LVCMOS data.	VCMOS Wide Range support was added to the ables that contained 3.3 V LVCMOS and 1.2 V	N/A		
	IIL and IIH input leakage cur Maximum DC Input and Outpu	L and IIH input leakage current information was added to all "Minimum and flaximum DC Input and Output Levels" tables.			
	–F was removed from the data	asheet. The speed grade is no longer supported.	N/A		
	In the Table 2-2 • Recomme voltage" and note 4 are new.	nded Operating Conditions <sup>1</sup> "3.0 V DC supply	2-2		
	The Table 2-4 • Overshoot and	d Undershoot Limits <sup>1</sup> table was updated.	2-3		
	The Table 2-6 • Temperature table was updated.	and Voltage Derating Factors for Timing Delays	2-5		
	There are new parameters an table.	nd data was updated in the Table 2-99 • RAM4K9	2-76		
	There are new parameters and data was updated in the Table 2-100 • RAM512X18 table.				
Revision 8 (Feb 2008)	Table 1-2 • ProASIC3E FPGAs Package Sizes Dimensions is new.				
Product Brief v1.1					
<b>Revision 7 (Jun 2008)</b> DC and Switching	The title of Table 2-4 • Over remove "as measured on qu	shoot and Undershoot Limits <sup>1</sup> was modified to uiet I/Os." Table note 2 was revised to remove	2-3		
Characteristics v1.2	"estimated SSO density over o	cycles." Table note 3 was deleted.			
	Table 2-78 • LVDS Minimum updated.	and Maximum DC Input and Output Levels was	2-50		
Revision 6 (Jun 2008)	The A3PE600 "FG484" table added to the table.	was missing G22. The pin and its function were	4-27		
<b>Revision 5 (Jun 2008)</b> Packaging v1.4	The naming conventions char A3PE600:	nged for the following pins in the "FG484" for the	4-22		
	Pin Number	New Function Name			
	J19	IO45PPB2V1			
	K20	IO45NPB2V1			
	M2	IO114NPB6V1			
	N1	IO114PPB6V1			
	N4	GFC2/IO115PPB6V1			
	P3	IO115NPB6V1			
Revision 4 (Apr 2008) Product Brief v1.0	The product brief portion of the datasheet was divided into two sections and given a version number, starting at v1.0. The first section of the document includes features, benefits, ordering information, and temperature and speed grade offerings. The second section is a device family overview.				
Packaging v1.3	The "FG324" package diagram	n was replaced.	4-12		



Revision	Changes	Page
v2.1 (continued)	The words "ambient temperature" were added to the temperature range in the "Temperature Grade Offerings", "Speed Grade and Temperature Grade Matrix", and "Speed Grade and Temperature Grade Matrix" sections.	1-I
	The "Clock Conditioning Circuit (CCC) and PLL" section was updated.	1-I
	The caption "Main (chip)" in Figure 2-9 • Overview of Automotive ProASIC3 VersaNet Global Network was changed to "Chip (main)."	2-9
	The T <sub>J</sub> parameter in Table 3-2 $\bullet$ Recommended Operating Conditions was changed to T <sub>A</sub> , ambient temperature, and table notes 4–6 were added.	3-2
	The "PLL Macro" section was updated to add information on the VCO and PLL outputs during power-up.	2-15
v2.0 (April 2007)	In the "Temperature Grade Offerings" section, Ambient was deleted.	iii
	Ambient was deleted from "Temperature Grade Offerings".	iii
	Ambient was deleted from the "Speed Grade and Temperature Grade Matrix".	iv
	The "PLL Macro" section was updated to include power-up information.	2-15
	Table 2-13 • ProASIC3E CCC/PLL Specification was updated.	2-30
	Figure 2-19 • Peak-to-Peak Jitter Definition is new.	2-18
	The "SRAM and FIFO" section was updated with operation and timing requirement information.	2-21
	The "RESET" section was updated with read and write information.	2-25
	The "RESET" section was updated with read and write information.	2-25
	The "Introduction" in the "Advanced I/Os" section was updated to include information on input and output buffers being disabled.	2-28
	In the Table 2-15 • Levels of Hot-Swap Support, the ProASIC3 compliance descriptions were updated for levels 3 and 4.	2-34
	Table 2-45 • I/O Hot-Swap and 5 V Input Tolerance Capabilities in ProASIC3E Devices was updated.	2-64
	Notes 3, 4, and 5 were added to Table 2-17 $\cdot$ Comparison Table for 5 V–Compliant Receiver Scheme. 5 x 52.72 was changed to 52.7 and the Maximum current was updated from 4 x 52.7 to 5 x 52.7.	2-40
	The "VCCPLF PLL Supply Voltage" section was updated.	2-50
	The "VPUMP Programming Supply Voltage" section was updated.	2-50
	The "GL Globals" section was updated to include information about direct input into quadrant clocks.	2-51
	VJTAG was deleted from the "TCK Test Clock" section.	2-51
	In Table 2-22 • Recommended Tie-Off Values for the TCK and TRST Pins, TSK was changed to TCK in note 2. Note 3 was also updated.	2-51
	Ambient was deleted from Table 3-2 • Recommended Operating Conditions. VPUMP programming mode was changed from "3.0 to 3.6" to "3.15 to 3.45".	3-2
	Note 3 is new in Table 3-4 • Overshoot and Undershoot Limits (as measured on quiet I/Os).	3-2
	In EQ 3-2, 150 was changed to 110 and the result changed to 5.88.	3-5



Datasheet Information

Revision	Changes	Page		
Advance v0.5 (continued)	The "I/O User Input/Output" pin description was updated to include information on what happens when the pin is unused.	2-50		
	The "JTAG Pins" section was updated to include information on what happens when the pin is unused.	2-51		
	The "Programming" section was updated to include information concerning serialization.			
	The "JTAG 1532" section was updated to include SAMPLE/PRELOAD information.			
	The "DC and Switching Characteristics" chapter was updated with new information.	Starting on page 3-1		
	Table 3-6 was updated.	3-5		
	In Table 3-10, PAC4 was updated.	3-8		
	Table 3-19 was updated.	3-20		
	The note in Table 3-24 was updated.	3-23		
	All Timing Characteristics tables were updated from LVTTL to Register Delays			
	The Timing Characteristics for RAM4K9, RAM512X18, and FIFO were updated.			
	F <sub>TCKMAX</sub> was updated in Table 3-98.	3-80		
Advance v0.4 (October 2005)	The "Packaging Tables" table was updated.	ii		
Advance v0.3	Figure 2-11 was updated.	2-9		
	The "Clock Resources (VersaNets)" section was updated.	2-9		
	The "VersaNet Global Networks and Spine Access" section was updated.	2-9		
	The "PLL Macro" section was updated.	2-15		
	Figure 2-27 was updated.	2-28		
	Figure 2-20 was updated.	2-19		
	Table 2-5 was updated.	2-25		
	Table 2-6 was updated.	2-25		
	The "FIFO Flag Usage Considerations" section was updated.	2-27		
	Table 2-33 was updated.	2-51		
	Figure 2-24 was updated.	2-31		
	The "Cold-Sparing Support" section is new.	2-34		
	Table 2-45 was updated.	2-64		
	Table 2-48 was updated.	2-81		
	Pin descriptions in the "JTAG Pins" section were updated.	2-51		
	The "Pin Descriptions" section was updated.	2-50		
	Table 3-7 was updated.	3-6		