

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Active
Number of LABs/CLBs	
Number of Logic Elements/Cells	-
Total RAM Bits	276480
Number of I/O	147
Number of Gates	1500000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/m1a3pe1500-pqg208i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

SRAM and FIFO

ProASIC3E devices have embedded SRAM blocks along their north and south sides. Each variableaspect-ratio SRAM block is 4,608 bits in size. Available memory configurations are 256×18, 512×9, 1k×4, 2k×2, and 4k×1 bits. The individual blocks have independent read and write ports that can be configured with different bit widths on each port. For example, data can be sent through a 4-bit port and read as a single bitstream. The embedded SRAM blocks can be initialized via the device JTAG port (ROM emulation mode) using the UJTAG macro.

In addition, every SRAM block has an embedded FIFO control unit. The control unit allows the SRAM block to be configured as a synchronous FIFO without using additional core VersaTiles. The FIFO width and depth are programmable. The FIFO also features programmable Almost Empty (AEMPTY) and Almost Full (AFULL) flags in addition to the normal Empty and Full flags. The embedded FIFO control unit contains the counters necessary for generation of the read and write address pointers. The embedded SRAM/FIFO blocks can be cascaded to create larger configurations.

PLL and CCC

ProASIC3E devices provide designers with very flexible clock conditioning capabilities. Each member of the ProASIC3E family contains six CCCs, each with an integrated PLL.

The six CCC blocks are located at the four corners and the centers of the east and west sides.

To maximize user I/Os, only the center east and west PLLs are available in devices using the PQ208 package. However, all six CCC blocks are still usable; the four corner CCCs allow simple clock delay operations as well as clock spine access.

The inputs of the six CCC blocks are accessible from the FPGA core or from one of several inputs located near the CCC that have dedicated connections to the CCC block.

The CCC block has these key features:

- Wide input frequency range (f_{IN CCC}) = 1.5 MHz to 350 MHz
- Output frequency range ($f_{OUT CCC}$) = 0.75 MHz to 350 MHz
- Clock delay adjustment via programmable and fixed delays from -7.56 ns to +11.12 ns
- 2 programmable delay types for clock skew minimization
- Clock frequency synthesis

Additional CCC specifications:

- Internal phase shift = 0°, 90°, 180°, and 270°. Output phase shift depends on the output divider configuration.
- Output duty cycle = 50% ± 1.5% or better
- Low output jitter: worst case < 2.5% × clock period peak-to-peak period jitter when single global network used
- Maximum acquisition time = 300 µs
- Low power consumption of 5 mW
- Exceptional tolerance to input period jitter— allowable input jitter is up to 1.5 ns
- Four precise phases; maximum misalignment between adjacent phases of 40 ps × (350 MHz / f_{OUT_CCC})

Global Clocking

ProASIC3E devices have extensive support for multiple clocking domains. In addition to the CCC and PLL support described above, there is a comprehensive global clock distribution network.

Each VersaTile input and output port has access to nine VersaNets: six chip (main) and three quadrant global networks. The VersaNets can be driven by the CCC or directly accessed from the core via multiplexers (MUXes). The VersaNets can be used to distribute low-skew clock signals or for rapid distribution of high fanout nets.



2 – ProASIC3E DC and Switching Characteristics

General Specifications

DC and switching characteristics for –F speed grade targets are based only on simulation.

The characteristics provided for the –F speed grade are subject to change after establishing FPGA specifications. Some restrictions might be added and will be reflected in future revisions of this document. The –F speed grade is only supported in the commercial temperature range.

Operating Conditions

Stresses beyond those listed in Table 2-1 may cause permanent damage to the device.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Absolute Maximum Ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended Operating Conditions specified in Table 2-2 on page 2-2 is not implied.

Symbol	Parameter	Limits	Units
VCC	DC core supply voltage	-0.3 to 1.65	V
VJTAG	JTAG DC voltage	-0.3 to 3.75	V
VPUMP	Programming voltage	-0.3 to 3.75	V
VCCPLL	Analog power supply (PLL)	-0.3 to 1.65	V
VCCI ²	DC I/O output buffer supply voltage	-0.3 to 3.75	V
VMV ²	DC I/O input buffer supply voltage	-0.3 to 3.75	V
VI	I/O input voltage	 -0.3 V to 3.6 V (when I/O hot insertion mode is enabled) -0.3 V to (VCCI + 1 V) or 3.6 V, whichever voltage is lower (when I/O hot-insertion mode is disabled) 	V
T _{STG} ³	Storage temperature	-65 to +150	°C
T _J ³	Junction temperature	+125	°C

Notes:

1. The device should be operated within the limits specified by the datasheet. During transitions, the input signal may undershoot or overshoot according to the limits shown in Table 2-3 on page 2-2.

 VMV pins must be connected to the corresponding VCCI pins. See the "VMVx I/O Supply Voltage (quiet)" section on page 3-1 for further information.

3. For flash programming and retention maximum limits, refer to Table 2-3 on page 2-2, and for recommended operating limits, refer to Table 2-2 on page 2-2.

🌜 Microsemi.

ProASIC3E DC and Switching Characteristics

User I/O Characteristics

Timing Model




Figure 2-2 • Timing Model Operating Conditions: –2 Speed, Commercial Temperature Range (T_J = 70°C), Worst-Case VCC = 1.425 V

Drive Speed													
Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{zLS}	t _{zHS}	Units
Std.	0.66	15.84	0.04	1.45	1.91	0.43	15.65	15.84	2.78	1.58	17.89	18.07	ns
–1	0.56	13.47	0.04	1.23	1.62	0.36	13.31	13.47	2.37	1.35	15.22	15.37	ns
-2	0.49	11.83	0.03	1.08	1.42	0.32	11.69	11.83	2.08	1.18	13.36	13.50	ns
Std.	0.66	11.39	0.04	1.45	1.91	0.43	11.60	10.76	3.26	2.77	13.84	12.99	ns
-1	0.56	9.69	0.04	1.23	1.62	0.36	9.87	9.15	2.77	2.36	11.77	11.05	ns
-2	0.49	8.51	0.03	1.08	1.42	0.32	8.66	8.03	2.43	2.07	10.33	9.70	ns
Std.	0.66	8.97	0.04	1.45	1.91	0.43	9.14	8.10	3.57	3.36	11.37	10.33	ns
-1	0.56	7.63	0.04	1.23	1.62	0.36	7.77	6.89	3.04	2.86	9.67	8.79	ns
-2	0.49	6.70	0.03	1.08	1.42	0.32	6.82	6.05	2.66	2.51	8.49	7.72	ns
Std.	0.66	8.35	0.04	1.45	1.91	0.43	8.50	7.59	3.64	3.52	10.74	9.82	ns
-1	0.56	7.10	0.04	1.23	1.62	0.36	7.23	6.45	3.10	3.00	9.14	8.35	ns
-2	0.49	6.24	0.03	1.08	1.42	0.32	6.35	5.66	2.72	2.63	8.02	7.33	ns
Std.	0.66	7.94	0.04	1.45	1.91	0.43	8.09	7.56	3.74	4.11	10.32	9.80	ns
-1	0.56	6.75	0.04	1.23	1.62	0.36	6.88	6.43	3.18	3.49	8.78	8.33	ns
-2	0.49	5.93	0.03	1.08	1.42	0.32	6.04	5.65	2.79	3.07	7.71	7.32	ns
Std.	0.66	7.94	0.04	1.45	1.91	0.43	8.09	7.56	3.74	4.11	10.32	9.80	ns
-1	0.56	6.75	0.04	1.23	1.62	0.36	6.88	6.43	3.18	3.49	8.78	8.33	ns
-2	0.49	5.93	0.03	1.08	1.42	0.32	6.04	5.65	2.79	3.07	7.71	7.32	ns
	Grade Std. -1 -2 Std. -1	Grade tDOUT Std. 0.66 -1 0.56 -2 0.49 Std. 0.66 -2 0.49 Std. 0.56 -2 0.49 Std. 0.66 -2 0.49 Std. 0.66 -1 0.56	Grade t _{DOUT} t _{DP} Std. 0.66 15.84 -1 0.56 13.47 -2 0.49 11.83 Std. 0.66 11.39 -1 0.56 9.69 -1 0.56 9.69 -1 0.56 9.69 -1 0.56 8.97 -1 0.56 7.63 Std. 0.66 8.97 -1 0.56 7.63 -2 0.49 6.70 Std. 0.66 8.35 -1 0.56 7.10 -2 0.49 6.24 Std. 0.66 7.94 Std. 0.66 7.94 -2 0.49 5.93 -2 0.49 5.93 Std. 0.66 7.94 -1 0.56 6.75	Speed Grade toput tope tonn Std. 0.66 15.84 0.04 -1 0.56 13.47 0.04 -2 0.49 11.83 0.03 Std. 0.66 11.39 0.04 -2 0.49 11.83 0.03 Std. 0.66 11.39 0.04 -1 0.56 9.69 0.04 -1 0.56 9.69 0.04 -1 0.56 8.97 0.04 -1 0.56 7.63 0.04 -1 0.56 7.10 0.04 -1 0.56 7.10 0.04 -1 0.56 7.10 0.04 -1 0.56 7.94 0.04 -1 0.56 5.93 0.03 Std. 0.66 7.94 0.04 -2 0.49 5.93 0.04 -1 0.56 7.94 0.04	Speed Grade t _{DOUT} t _{DP} t _{DIN} t _{PY} Std. 0.66 15.84 0.04 1.45 -1 0.56 13.47 0.04 1.23 -2 0.49 11.83 0.03 1.08 Std. 0.66 11.39 0.04 1.23 -2 0.49 11.83 0.03 1.08 Std. 0.66 11.39 0.04 1.23 -1 0.56 9.69 0.04 1.23 -1 0.56 9.69 0.04 1.23 -2 0.49 8.51 0.03 1.08 Std. 0.66 8.97 0.04 1.23 -1 0.56 7.63 0.04 1.23 -1 0.56 7.10 0.04 1.23 -1 0.56 7.10 0.04 1.23 -2 0.49 6.24 0.03 1.08 Std. 0.66 7.94 0.04	Speed Grade t _{DOUT} t _{DP} t _{DIN} t _{PY} t _{PYS} Std. 0.66 15.84 0.04 1.45 1.91 -1 0.56 13.47 0.04 1.23 1.62 -2 0.49 11.83 0.03 1.08 1.42 Std. 0.66 11.39 0.04 1.45 1.91 -1 0.56 9.69 0.04 1.45 1.91 -1 0.56 9.69 0.04 1.42 1.91 -1 0.56 9.69 0.04 1.42 1.91 -1 0.56 9.69 0.04 1.42 1.91 -1 0.56 7.63 0.04 1.42 1.91 -1 0.56 7.63 0.04 1.45 1.91 -1 0.56 7.10 0.04 1.45 1.91 -1 0.56 7.10 0.04 1.45 1.91 -1 0.56 7.94	Speed Gradetooltoptolltop	Speed GradetootoptontoptoptoptoptoptoptoptoptoptopStd.0.6615.840.041.451.910.4315.65-10.5613.470.041.231.620.3613.31-20.4911.830.031.081.420.3211.69Std.0.6611.390.041.451.910.4311.69Std.0.669.690.041.451.910.4311.69-10.569.690.041.451.910.439.87-20.498.510.031.081.420.328.66Std.0.668.970.041.451.910.439.14-10.567.630.041.451.910.439.14-10.567.630.041.451.910.438.69Std.0.668.350.041.451.910.438.50-20.496.700.031.081.420.326.35Std.0.667.940.041.451.910.438.09-10.567.940.041.451.910.438.09-10.567.940.041.451.910.438.09-10.567.940.041.451.910.438.09-10.567.940.04 <td>Speed Grade t_{DOUT} t_{DP} t_{DIN} t_{PY} t_{PYS} t_{EOUT} t_{ZL} t_{ZH} Std. 0.66 15.84 0.04 1.45 1.91 0.43 15.65 15.84 -1 0.56 13.47 0.04 1.23 1.62 0.36 13.31 13.47 -2 0.49 11.83 0.03 1.08 1.42 0.32 11.69 11.83 Std. 0.66 11.39 0.04 1.45 1.91 0.43 11.69 11.83 Std. 0.66 11.39 0.04 1.45 1.91 0.43 9.16 10.76 -1 0.56 9.69 0.04 1.23 1.62 0.36 9.87 9.15 -2 0.49 8.51 0.03 1.08 1.42 0.32 8.66 8.03 Std. 0.66 8.97 0.04 1.45 1.91 0.43 8.50 7.59 -1 0.56 7</td> <td>Speed Grade t_{DOUT} t_{DP} t_{DIN} t_{PY} t_{PYS} t_{EOUT} t_{ZL} t_{ZH} t_{LZ} Std. 0.66 15.84 0.04 1.45 1.91 0.43 15.65 15.84 2.78 -1 0.56 13.47 0.04 1.23 1.62 0.36 13.31 13.47 2.37 -2 0.49 11.83 0.03 1.08 1.42 0.32 11.69 11.83 2.08 Std. 0.66 11.39 0.04 1.45 1.91 0.43 11.60 10.76 3.26 -1 0.56 9.69 0.04 1.45 1.91 0.43 11.60 10.76 3.26 -1 0.56 9.69 0.04 1.45 1.91 0.43 8.66 8.03 2.43 Std. 0.66 8.97 0.04 1.45 1.91 0.43 9.14 8.10 3.57 -1 0.56 7.63 0.04 <</td> <td>Speed Grade t_{DOUT} t_{DP} t_{DN} t_{PY} t_{PYS} t_{EOUT} t_{ZL} t_{ZH} t_{LZ} t_{LZ} Std. 0.66 15.84 0.04 1.45 1.91 0.43 15.65 15.84 2.78 1.58 -1 0.56 13.47 0.04 1.23 1.62 0.36 13.31 13.47 2.37 1.35 -2 0.49 11.83 0.03 1.08 1.42 0.32 11.69 11.83 2.08 1.18 Std. 0.66 11.39 0.04 1.45 1.91 0.43 11.60 10.76 3.26 2.77 -1 0.56 9.69 0.04 1.23 1.62 0.36 9.87 9.15 2.77 2.36 -2 0.49 8.51 0.03 1.08 1.42 0.32 8.66 8.03 2.43 2.07 Std. 0.66 8.97 0.04 1.45 1.91 0.43 8.10</td> <td>Speed Gradetooto</td> <td>Speed Gradetooto</td>	Speed Grade t _{DOUT} t _{DP} t _{DIN} t _{PY} t _{PYS} t _{EOUT} t _{ZL} t _{ZH} Std. 0.66 15.84 0.04 1.45 1.91 0.43 15.65 15.84 -1 0.56 13.47 0.04 1.23 1.62 0.36 13.31 13.47 -2 0.49 11.83 0.03 1.08 1.42 0.32 11.69 11.83 Std. 0.66 11.39 0.04 1.45 1.91 0.43 11.69 11.83 Std. 0.66 11.39 0.04 1.45 1.91 0.43 9.16 10.76 -1 0.56 9.69 0.04 1.23 1.62 0.36 9.87 9.15 -2 0.49 8.51 0.03 1.08 1.42 0.32 8.66 8.03 Std. 0.66 8.97 0.04 1.45 1.91 0.43 8.50 7.59 -1 0.56 7	Speed Grade t _{DOUT} t _{DP} t _{DIN} t _{PY} t _{PYS} t _{EOUT} t _{ZL} t _{ZH} t _{LZ} Std. 0.66 15.84 0.04 1.45 1.91 0.43 15.65 15.84 2.78 -1 0.56 13.47 0.04 1.23 1.62 0.36 13.31 13.47 2.37 -2 0.49 11.83 0.03 1.08 1.42 0.32 11.69 11.83 2.08 Std. 0.66 11.39 0.04 1.45 1.91 0.43 11.60 10.76 3.26 -1 0.56 9.69 0.04 1.45 1.91 0.43 11.60 10.76 3.26 -1 0.56 9.69 0.04 1.45 1.91 0.43 8.66 8.03 2.43 Std. 0.66 8.97 0.04 1.45 1.91 0.43 9.14 8.10 3.57 -1 0.56 7.63 0.04 <	Speed Grade t _{DOUT} t _{DP} t _{DN} t _{PY} t _{PYS} t _{EOUT} t _{ZL} t _{ZH} t _{LZ} t _{LZ} Std. 0.66 15.84 0.04 1.45 1.91 0.43 15.65 15.84 2.78 1.58 -1 0.56 13.47 0.04 1.23 1.62 0.36 13.31 13.47 2.37 1.35 -2 0.49 11.83 0.03 1.08 1.42 0.32 11.69 11.83 2.08 1.18 Std. 0.66 11.39 0.04 1.45 1.91 0.43 11.60 10.76 3.26 2.77 -1 0.56 9.69 0.04 1.23 1.62 0.36 9.87 9.15 2.77 2.36 -2 0.49 8.51 0.03 1.08 1.42 0.32 8.66 8.03 2.43 2.07 Std. 0.66 8.97 0.04 1.45 1.91 0.43 8.10	Speed Gradetooto	Speed Gradetooto

Table 2-40 • 1.8 V LVCMOS Low SlewCommercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V

Microsemi.

ProASIC3E DC and Switching Characteristics

3.3 V PCI, 3.3 V PCI-X

Peripheral Component Interface for 3.3 V standard specifies support for 33 MHz and 66 MHz PCI Bus applications.

Table 2-45 • Minimum and Maximum DC Input and Output Levels

3.3 V PCI/PCI-X	VIL		VIH		VOL	VOH IOL		IOH	IOSL	IOSH	IIL¹	IIH ²
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μA ⁴	μA ⁴
Per PCI specification		Per PCI curves									10	10

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V< VIN < VIL.

- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN< VCCI. Input current is larger when operating outside recommended ranges.
- 3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.

AC loadings are defined per the PCI/PCI-X specifications for the datapath; Microsemi loadings for enable path characterization are described in Figure 2-11.




Figure 2-11 • AC Loading

AC loadings are defined per PCI/PCI-X specifications for the datapath; Microsemi loading for tristate is described in Table 2-46.

Table 2-46 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	C _{LOAD} (pF)
0	3.3	0.285 * VCCI for $t_{DP(R)}$ 0.615 * VCCI for $t_{DP(F)}$	-	10

Note: *Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points.

Timing Characteristics

Table 2-47 • 3.3 V PCI/PCI-X

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{zLS}	t _{zHS}	Units
Std.	0.66	2.81	0.04	1.05	1.67	0.43	2.86	2.00	3.28	3.61	5.09	4.23	ns
–1	0.56	2.39	0.04	0.89	1.42	0.36	2.43	1.70	2.79	3.07	4.33	3.60	ns
-2	0.49	2.09	0.03	0.78	1.25	0.32	2.13	1.49	2.45	2.70	3.80	3.16	ns

3.3 V GTL+

Gunning Transceiver Logic Plus is a high-speed bus standard (JESD8-3). It provides a differential amplifier input buffer and an open-drain output buffer. The VCCI pin should be connected to 3.3 V.

Table 2-54 • Minimum and Maximum DC Input and Output Levels

3.3 V GTL+		VIL	VIH		L VIF		VOL	VOH	IOL IOH		IOSL	IOSH	IIL	IIH
Drive Strength	Min. V	Max. V	Min. Max. V V		Max. V	Min. V	mA	mA	Max. mA ¹	Max. mA ¹	μA²	μA²		
35 mA	-0.3	VREF – 0.1	VREF + 0.1	3.6	0.6	_	35	35	181	268	10	10		

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.




Figure 2-14 • AC Loading

Table 2-55 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	VTT (typ.) (V)	C _{LOAD} (pF)
VREF – 0.1	VREF + 0.1	1.0	1.0	1.5	10

Note: *Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points.

Timing Characteristics

Table 2-56 • 3.3 V GTL+

```
Commercial-Case Conditions: T_J = 70^{\circ}C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V, VREF = 1.0 V
```

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
Std.	0.60	2.06	0.04	1.59	0.43	2.09	2.06			4.33	4.29	ns
-1	0.51	1.75	0.04	1.35	0.36	1.78	1.75			3.68	3.65	ns
-2	0.45	1.53	0.03	1.19	0.32	1.56	1.53			3.23	3.20	ns

🌜 Microsemi.

ProASIC3E DC and Switching Characteristics

SSTL2 Class II

Stub-Speed Terminated Logic for 2.5 V memory bus standard (JESD8-9). ProASIC3E devices support Class II. This provides a differential amplifier input buffer and a push-pull output buffer.

SSTL2 Class II	VIL		VIH		VOL	VOL VOH I		ЮН	IOSL	IOSH	IIL	IIH
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ¹	Max. mA ¹	μA²	μA²
18 mA	-0.3	VREF – 0.2	VREF + 0.2	3.6	0.35	VCCI - 0.43	18	18	124	169	10	10

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.




Figure 2-19 • AC Loading

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	VTT (typ.) (V)	C _{LOAD} (pF)
VREF – 0.2	VREF + 0.2	1.25	1.25	1.25	30

Note: *Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points.

Timing Characteristics

Table 2-71 • SSTL 2 Class II

```
Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V,
Worst-Case VCCI = 2.3 V, VREF = 1.25 V
```

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
Std.	0.66	0.66	2.17	0.04	1.33	0.43	2.21	1.77			4.44	ns
-1	0.56	0.56	1.84	0.04	1.14	0.36	1.88	1.51			3.78	ns
-2	0.49	0.49	1.62	0.03	1.00	0.32	1.65	1.32			3.32	ns

🌜 Microsemi.

ProASIC3E DC and Switching Characteristics

SSTL3 Class II

Stub-Speed Terminated Logic for 3.3 V memory bus standard (JESD8-8). ProASIC3E devices support Class II. This provides a differential amplifier input buffer and a push-pull output buffer.

Table 2-75 • Minimum and Maximum DC Input and Output Levels

SSTL3 Class II		VIL	VIH		VOL	VOH	IOL	IOH	IOSL	IOSH	IIL	IIH
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ¹	Max. mA ¹	μA²	μA²
21 mA	-0.3	VREF – 0.2	VREF + 0.2	3.6	0.5	VCCI – 0.9	21	21	109	103	10	10

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.




Figure 2-21 • AC Loading

Table 2-76 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	VTT (typ.) (V)	C _{LOAD} (pF)
VREF – 0.2	VREF + 0.2	1.5	1.5	1.485	30

Note: *Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points.

Timing Characteristics

Table 2-77 • SSTL3 Class II

```
Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V,
Worst-Case VCCI = 3.0 V, VREF = 1.5 V
```

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
Std.	0.66	2.07	0.04	1.25	0.43	2.10	1.67			4.34	3.91	ns
-1	0.56	1.76	0.04	1.06	0.36	1.79	1.42			3.69	3.32	ns
-2	0.49	1.54	0.03	0.93	0.32	1.57	1.25			3.24	2.92	ns

Timing Characteristics

Table 2-80 • LVDS

Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	Units
Std.	0.66	1.87	0.04	1.82	ns
-1	0.56	1.59	0.04	1.55	ns
-2	0.49	1.40	0.03	1.36	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.

B-LVDS/M-LVDS

Bus LVDS (B-LVDS) and Multipoint LVDS (M-LVDS) specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers. Microsemi LVDS drivers provide the higher drive current required by B-LVDS and M-LVDS to accommodate the loading. The drivers require series terminations for better signal quality and to control voltage swing. Termination is also required at both ends of the bus since the driver can be located anywhere on the bus. These configurations can be implemented using the TRIBUF_LVDS and BIBUF_LVDS macros along with appropriate terminations. Multipoint designs using Microsemi LVDS macros can achieve up to 200 MHz with a maximum of 20 loads. A sample application is given in Figure 2-23. The input and output buffer delays are available in the LVDS section in Table 2-80.

Example: For a bus consisting of 20 equidistant loads, the following terminations provide the required differential voltage, in worst-case Industrial operating conditions, at the farthest receiver: $R_S = 60 \Omega$ and $R_T = 70 \Omega$, given $Z_0 = 50 \Omega$ (2") and $Z_{stub} = 50 \Omega$ (~1.5").




Figure 2-23 • B-LVDS/M-LVDS Multipoint Application Using LVDS I/O Buffers



ProASIC3E DC and Switching Characteristics

LVPECL

Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires that one data bit be carried through two signal lines. Like LVDS, two pins are needed. It also requires external resistor termination.

The full implementation of the LVDS transmitter and receiver is shown in an example in Figure 2-24. The building blocks of the LVPECL transmitter-receiver are one transmitter macro, one receiver macro, three board resistors at the transmitter end, and one resistor at the receiver end. The values for the three driver resistors are different from those used in the LVDS implementation because the output standard specifications are different.




Figure 2-24 • LVPECL Circuit Diagram and Board-Level Implementation

DC Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
VCCI	Supply Voltage	3.	.0	3.3		3.6		V
VOL	Output Low Voltage	0.96	1.27	1.06	1.43	1.30	1.57	V
VOH	Output High Voltage	1.8	2.11	1.92	2.28	2.13	2.41	V
VIL, VIH	Input Low, Input High Voltages	0	3.6	0	3.6	0	3.6	V
VODIFF	Differential Output Voltage	0.625	0.97	0.625	0.97	0.625	0.97	V
VOCM	Output Common-Mode Voltage	1.762	1.98	1.762	1.98	1.762	1.98	V
VICM	Input Common-Mode Voltage	1.01	2.57	1.01	2.57	1.01	2.57	V
VIDIFF	Input Differential Voltage	300		300		300		mV

Table 2-81 • Minimum and Maximum DC Input and Output Levels

Table 2-82 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)
1.64	1.94	Cross point	-

Note: *Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points.

Timing Characteristics

Table 2-83 • LVPECL

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	Units
Std.	0.66	1.83	0.04	1.63	ns
-1	0.56	1.55	0.04	1.39	ns
-2	0.49	1.36	0.03	1.22	ns

Microsemi

ProASIC3E DC and Switching Characteristics

Table 2-85 • Parameter Definition and Measuring Nodes

Parameter Name	Parameter Definition	Measuring Nodes (from, to)*
t _{oclkq}	Clock-to-Q of the Output Data Register	HH, DOUT
tosud	Data Setup Time for the Output Data Register	FF, HH
t _{онр}	Data Hold Time for the Output Data Register	FF, HH
tosue	Enable Setup Time for the Output Data Register	GG, HH
t _{OHE}	Enable Hold Time for the Output Data Register	GG, HH
t _{oclr2Q}	Asynchronous Clear-to-Q of the Output Data Register	LL, DOUT
t _{OREMCLR}	Asynchronous Clear Removal Time for the Output Data Register	LL, HH
t _{ORECCLR}	Asynchronous Clear Recovery Time for the Output Data Register	LL, HH
t _{oeclkq}		
toesud	Data Setup Time for the Output Enable Register	JJ, HH
t _{OEHD}	Data Hold Time for the Output Enable Register	JJ, HH
toesue	Enable Setup Time for the Output Enable Register	KK, HH
t _{OEHE}	Enable Hold Time for the Output Enable Register	KK, HH
t _{OECLR2Q}	Asynchronous Clear-to-Q of the Output Enable Register	II, EOUT
t _{OEREMCLR}	Asynchronous Clear Removal Time for the Output Enable Register	II, HH
t _{OERECCLR}	Asynchronous Clear Recovery Time for the Output Enable Register	II, HH
t _{ICLKQ}	Clock-to-Q of the Input Data Register	AA, EE
t _{ISUD}	Data Setup Time for the Input Data Register	CC, AA
t _{IHD}	Data Hold Time for the Input Data Register	CC, AA
t _{ISUE}	Enable Setup Time for the Input Data Register	BB, AA
t _{IHE}	Enable Hold Time for the Input Data Register	BB, AA
t _{ICLR2Q}	Asynchronous Clear-to-Q of the Input Data Register	DD, EE
t _{IREMCLR}	Asynchronous Clear Removal Time for the Input Data Register	DD, AA
t _{IRECCLR}	Asynchronous Clear Recovery Time for the Input Data Register	DD, AA

Note: *See Figure 2-26 on page 2-55 for more information.

VersaTile Characteristics

VersaTile Specifications as a Combinatorial Module

The ProASIC3E library offers all combinations of LUT-3 combinatorial functions. In this section, timing characteristics are presented for a sample of the library. For more details, refer to the *Fusion*, *IGLOO®/e*, *and ProASIC3/E Macro Library Guide*.





Figure 2-34 • Sample of Combinatorial Cells


Embedded SRAM and FIFO Characteristics



SRAM

Figure 2-40 • RAM Models

Timing Waveforms








Figure 2-42 • RAM Read for Pipelined Output. Applicable to Both RAM4K9 and RAM512x18.

Refer to the I/O Structure section of the *ProASIC3E FPGA Fabric User's Guide* for an explanation of the naming of global pins.

JTAG Pins

Low power flash devices have a separate bank for the dedicated JTAG pins. The JTAG pins can be run at any voltage from 1.5 V to 3.3 V (nominal). VCC must also be powered for the JTAG state machine to operate, even if the device is in bypass mode; VJTAG alone is insufficient. Both VJTAG and VCC to the part must be supplied to allow JTAG signals to transition the device. Isolating the JTAG power supply in a separate I/O bank gives greater flexibility in supply selection and simplifies power supply and PCB design. If the JTAG interface is neither used nor planned for use, the VJTAG pin together with the TRST pin could be tied to GND.

TCK Test Clock

Test clock input for JTAG boundary scan, ISP, and UJTAG. The TCK pin does not have an internal pullup/-down resistor. If JTAG is not used, Microsemi recommends tying off TCK to GND through a resistor placed close to the FPGA pin. This prevents JTAG operation in case TMS enters an undesired state.

Note that to operate at all VJTAG voltages, 500 W to 1 k Ω will satisfy the requirements. Refer to Table 3-1 for more information.

VJTAG	Tie-Off Resistance
VJTAG at 3.3 V	200 Ω to 1 kΩ
VJTAG at 2.5 V	200 Ω to 1 kΩ
VJTAG at 1.8 V	500 Ω to 1 k Ω
VJTAG at 1.5 V	500 Ω to 1 kΩ

Table 3-1 • Recommended Tie-Off Values for the TCK and TRST Pins

Notes:

- 1. Equivalent parallel resistance if more than one device is on the JTAG chain
- 2. The TCK pin can be pulled up/down.
- 3. The TRST pin is pulled down.

TDI

TMS

Test Data Input

Test Data Output

Serial input for JTAG boundary scan, ISP, and UJTAG usage. There is an internal weak pull-up resistor on the TDI pin.

TDO

Serial output for JTAG boundary scan, ISP, and UJTAG usage.

Test Mode Select

The TMS pin controls the use of the IEEE 1532 boundary scan pins (TCK, TDI, TDO, TRST). There is an internal weak pull-up resistor on the TMS pin.

TRST Boundary Scan Reset Pin

The TRST pin functions as an active-low input to asynchronously initialize (or reset) the boundary scan circuitry. There is an internal weak pull-up resistor on the TRST pin. If JTAG is not used, an external pull-down resistor could be included to ensure the test access port (TAP) is held in reset mode. The resistor values must be chosen from Table 3-1 and must satisfy the parallel resistance value requirement. The values in Table 3-1 correspond to the resistor recommended when a single device is used, and the equivalent parallel resistor when multiple devices are connected via a JTAG chain.

In critical applications, an upset in the JTAG circuit could allow entrance to an undesired JTAG state. In such cases, Microsemi recommends tying off TRST to GND through a resistor placed close to the FPGA pin.

Note that to operate at all VJTAG voltages, 500 Ω to 1 k Ω will satisfy the requirements.



	FG484	34 FG484		
Pin Number	A3PE1500 Function	Pin Number	A3PE1500 Function	
N17	IO91NPB3V0	R9	VCCIB5	
N18	IO90NPB3V0	R10	VCCIB5	
N19	IO91PPB3V0	R11	IO135NDB5V0	
N20	GNDQ	R12	IO135PDB5V0	
N21	IO93NDB3V0	R13	VCCIB4	
N22	IO95PDB3V1	R14	VCCIB4	
P1	NC	R15	VMV3	
P2	IO183PDB6V2	R16	VCCPLD	
P3	IO187NPB6V2	R17	GDB1/IO109PPB3V2	
P4	IO184NPB6V2	R18	GDC1/IO108PDB3V2	
P5	IO176PPB6V1	R19	IO99NDB3V1	
P6	IO182PDB6V1	R20	VCC	
P7	IO182NDB6V1	R21	IO98NDB3V1	
P8	VCCIB6	R22	IO101PDB3V1	
P9	GND	T1	NC	
P10	VCC	T2	IO177NDB6V1	
P11	VCC	Т3	NC	
P12	VCC	T4	IO171PDB6V0	
P13	VCC	Т5	IO171NDB6V0	
P14	GND	Т6	GEC1/IO169PPB6V0	
P15	VCCIB3	Τ7	VCOMPLE	
P16	GDB0/IO109NPB3V2	Т8	GNDQ	
P17	IO97NDB3V1	Т9	GEA2/IO166PPB5V3	
P18	IO97PDB3V1	T10	IO145NDB5V1	
P19	IO99PDB3V1	T11	IO141NDB5V0	
P20	VMV3	T12	IO139NDB5V0	
P21	IO98PDB3V1	T13	IO119NDB4V1	
P22	IO95NDB3V1	T14	IO119PDB4V1	
R1	NC	T15	GNDQ	
R2	IO177PDB6V1	T16	VCOMPLD	
R3	VCC	T17	VJTAG	
R4	IO176NPB6V1	T18	GDC0/IO108NDB3V2	
R5	IO174NDB6V0	T19	GDA1/IO110PDB3V2	
R6	IO174PDB6V0	T20	NC	
R7	GEC0/IO169NPB6V0	T21	IO103PDB3V2	
R8	VMV5	T22	IO101NDB3V1	

FG484				
Pin Number	Pin Number A3PE1500 Function			
U1	IO175PPB6V1			
U2	IO173PDB6V0			
U3	IO173NDB6V0			
U4	GEB1/IO168PDB6V0			
U5	GEB0/IO168NDB6V0			
U6	VMV6			
U7	VCCPLE			
U8	IO166NPB5V3			
U9	IO157PPB5V2			
U10	IO145PDB5V1			
U11	IO141PDB5V0			
U12	IO139PDB5V0			
U13	IO121NDB4V1			
U14	IO121PDB4V1			
U15	VMV4			
U16	ТСК			
U17	VPUMP			
U18	TRST			
U19	GDA0/IO110NDB3V2			
U20	NC			
U21	IO103NDB3V2			
U22	IO105PDB3V2			
V1	NC			
V2	IO175NPB6V1			
V3	GND			
V4	GEA1/IO167PDB6V0			
V5	GEA0/IO167NDB6V0			
V6	GNDQ			
V7	GEC2/IO164PDB5V3			
V8	IO157NPB5V2			
V9	IO151NDB5V2			
V10	IO151PDB5V2			
V11	IO137NDB5V0			
V12	IO137PDB5V0			
V13	IO123NDB4V1			
V14	IO123PDB4V1			



FG896		FG896		FG896		
Pin Number	A3PE3000 Function	Pin Number	A3PE3000 Function	Pin Number	A3PE3000 Function	
A2	GND	AA9	GEB1/IO235PPB6V0	AB15	IO198PDB5V0	
A3	GND	AA10	VCC	AB16	IO192NDB4V4	
A4	IO14NPB0V1	AA11	IO226PPB5V4	AB17	IO192PDB4V4	
A5	GND	AA12	VCCIB5	AB18	IO178NDB4V3	
A6	IO07NPB0V0	AA13	VCCIB5	AB19	IO178PDB4V3	
A7	GND	AA14	VCCIB5	AB20	IO174NDB4V2	
A8	IO09NDB0V1	AA15	VCCIB5	AB21	IO162NPB4V1	
A9	IO17NDB0V2	AA16	VCCIB4	AB22	VCC	
A10	IO17PDB0V2	AA17	VCCIB4	AB23	VCCPLD	
A11	IO21NDB0V2	AA18	VCCIB4	AB24	VCCIB3	
A12	IO21PDB0V2	AA19	VCCIB4	AB25	IO150PDB3V4	
A13	IO33NDB0V4	AA20	IO174PDB4V2	AB26	IO148PDB3V4	
A14	IO33PDB0V4	AA21	VCC	AB27	IO147NDB3V4	
A15	IO35NDB0V4	AA22	IO142NPB3V3	AB28	IO145PDB3V3	
A16	IO35PDB0V4	AA23	IO144NDB3V3	AB29	IO143PDB3V3	
A17	IO41NDB1V0	AA24	IO144PDB3V3	AB30	IO137PDB3V2	
A18	IO43NDB1V0	AA25	IO146NDB3V4	AC1	IO254PDB6V2	
A19	IO43PDB1V0	AA26	IO146PDB3V4	AC2	IO254NDB6V2	
A20	IO45NDB1V0	AA27	IO147PDB3V4	AC3	IO240PDB6V0	
A21	IO45PDB1V0	AA28	IO139NDB3V3	AC4	GEC1/IO236PDB6V0	
A22	IO57NDB1V2	AA29	IO139PDB3V3	AC5	IO237PDB6V0	
A23	IO57PDB1V2	AA30	IO133NDB3V2	AC6	IO237NDB6V0	
A24	GND	AB1	IO256NDB6V2	AC7	VCOMPLE	
A25	IO69PPB1V3	AB2	IO244PDB6V1	AC8	GND	
A26	GND	AB3	IO244NDB6V1	AC9	IO226NPB5V4	
A27	GBC1/IO79PPB1V4	AB4	IO241PDB6V0	AC10	IO222NDB5V3	
A28	GND	AB5	IO241NDB6V0	AC11	IO216NPB5V2	
A29	GND	AB6	IO243NPB6V1	AC12	IO210NPB5V2	
AA1	IO256PDB6V2	AB7	VCCIB6	AC13	IO204NDB5V1	
AA2	IO248PDB6V1	AB8	VCCPLE	AC14	IO204PDB5V1	
AA3	IO248NDB6V1	AB9	VCC	AC15	IO194NDB5V0	
AA4	IO246NDB6V1	AB10	IO222PDB5V3	AC16	IO188NDB4V4	
AA5	GEA1/IO234PDB6V0	AB11	IO218PPB5V3	AC17	IO188PDB4V4	
AA6	GEA0/IO234NDB6V0	AB12	IO206NDB5V1	AC18	IO182PPB4V3	
AA7	IO243PPB6V1	AB13	IO206PDB5V1	AC19	IO170NPB4V2	
AA8	IO245NDB6V1	AB14	IO198NDB5V0	AC20	IO164NDB4V1	



Package Pin Assignments

FG896		FG896			FG896		
Pin Number	A3PE3000 Function	Pin Number	A3PE3000 Function	Pin Number	A3PE3000 Function		
AK28	GND	C5	VCCIB0	D11	IO11PDB0V1		
AK29	GND	C6	IO03PDB0V0	D12	IO23NDB0V2		
B1	GND	C7	IO03NDB0V0	D13	IO23PDB0V2		
B2	GND	C8	GAB1/IO01PDB0V0	D14	IO27PDB0V3		
B3	GAA2/IO309PPB7V4	C9	IO05PDB0V0	D15	IO40PDB0V4		
B4	VCC	C10	IO15NPB0V1	D16	IO47NDB1V0		
B5	IO14PPB0V1	C11	IO25NDB0V3	D17	IO47PDB1V0		
B6	VCC	C12	IO25PDB0V3	D18	IO55NPB1V1		
B7	IO07PPB0V0	C13	IO31NPB0V3	D19	IO65NDB1V3		
B8	IO09PDB0V1	C14	IO27NDB0V3	D20	IO65PDB1V3		
B9	IO15PPB0V1	C15	IO39NDB0V4	D21	IO71NDB1V3		
B10	IO19NDB0V2	C16	IO39PDB0V4	D22	IO71PDB1V3		
B11	IO19PDB0V2	C17	IO55PPB1V1	D23	IO73NDB1V4		
B12	IO29NDB0V3	C18	IO51PDB1V1	D24	IO73PDB1V4		
B13	IO29PDB0V3	C19	IO59NDB1V2	D25	IO74NDB1V4		
B14	IO31PPB0V3	C20	IO63NDB1V2	D26	GBB0/IO80NPB1V4		
B15	IO37NDB0V4	C21	IO63PDB1V2	D27	GND		
B16	IO37PDB0V4	C22	IO67NDB1V3	D28	GBA0/IO81NPB1V4		
B17	IO41PDB1V0	C23	IO67PDB1V3	D29	VCC		
B18	IO51NDB1V1	C24	IO75NDB1V4	D30	GBA2/IO82PPB2V0		
B19	IO59PDB1V2	C25	IO75PDB1V4	E1	GND		
B20	IO53PDB1V1	C26	VCCIB1	E2	IO303NPB7V3		
B21	IO53NDB1V1	C27	IO64PPB1V2	E3	VCCIB7		
B22	IO61NDB1V2	C28	VCC	E4	IO305PPB7V3		
B23	IO61PDB1V2	C29	GBA1/IO81PPB1V4	E5	VCC		
B24	IO69NPB1V3	C30	GND	E6	GAC0/IO02NDB0V0		
B25	VCC	D1	IO303PPB7V3	E7	VCCIB0		
B26	GBC0/IO79NPB1V4	D2	VCC	E8	IO06PPB0V0		
B27	VCC	D3	IO305NPB7V3	E9	IO24NDB0V2		
B28	IO64NPB1V2	D4	GND	E10	IO24PDB0V2		
B29	GND	D5	GAA1/IO00PPB0V0	E11	IO13NDB0V1		
B30	GND	D6	GAC1/IO02PDB0V0	E12	IO13PDB0V1		
C1	GND	D7	IO06NPB0V0	E13	IO34NDB0V4		
C2	IO309NPB7V4	D8	GAB0/IO01NDB0V0	E14	IO34PDB0V4		
C3	VCC	D9	IO05NDB0V0	E15	IO40NDB0V4		
C4	GAA0/IO00NPB0V0	D10	IO11NDB0V1	E16	IO49NDB1V1		



	FG896
Pin Number	A3PE3000 Function
W29	IO131PDB3V2
W30	IO123NDB3V1
Y1	IO266PDB6V4
Y2	IO250PDB6V2
Y3	IO250NDB6V2
Y4	IO246PDB6V1
Y5	IO247NDB6V1
Y6	IO247PDB6V1
Y7	IO249NPB6V1
Y8	IO245PDB6V1
Y9	IO253NDB6V2
Y10	GEB0/IO235NPB6V0
Y11	VCC
Y12	VCC
Y13	VCC
Y14	VCC
Y15	VCC
Y16	VCC
Y17	VCC
Y18	VCC
Y19	VCC
Y20	VCC
Y21	IO142PPB3V3
Y22	IO134NDB3V2
Y23	IO138NDB3V3
Y24	IO140NDB3V3
Y25	IO140PDB3V3
Y26	IO136PPB3V2
Y27	IO141NDB3V3
Y28	IO135NDB3V2
Y29	IO131NDB3V2
Y30	IO133PDB3V2



Revision	Changes	Page	
v2.1 (continued)	The words "ambient temperature" were added to the temperature range in the "Temperature Grade Offerings", "Speed Grade and Temperature Grade Matrix", and "Speed Grade and Temperature Grade Matrix" sections.		
	The "Clock Conditioning Circuit (CCC) and PLL" section was updated.	1-I	
	The caption "Main (chip)" in Figure 2-9 • Overview of Automotive ProASIC3 VersaNet Global Network was changed to "Chip (main)."	2-9	
	The T_J parameter in Table 3-2 • Recommended Operating Conditions was changed to T_A , ambient temperature, and table notes 4–6 were added.	3-2	
	The "PLL Macro" section was updated to add information on the VCO and PLL outputs during power-up.	2-15	
v2.0 (April 2007)	In the "Temperature Grade Offerings" section, Ambient was deleted.	iii	
	Ambient was deleted from "Temperature Grade Offerings".	iii	
	Ambient was deleted from the "Speed Grade and Temperature Grade Matrix".	iv	
	The "PLL Macro" section was updated to include power-up information.	2-15	
	Table 2-13 • ProASIC3E CCC/PLL Specification was updated.	2-30	
	Figure 2-19 • Peak-to-Peak Jitter Definition is new.	2-18	
	The "SRAM and FIFO" section was updated with operation and timing requirement information.	2-21	
	The "RESET" section was updated with read and write information.	2-25	
	The "RESET" section was updated with read and write information.	2-25	
	The "Introduction" in the "Advanced I/Os" section was updated to include information on input and output buffers being disabled.	2-28	
	In the Table 2-15 • Levels of Hot-Swap Support, the ProASIC3 compliance descriptions were updated for levels 3 and 4.	2-34	
	Table 2-45 • I/O Hot-Swap and 5 V Input Tolerance Capabilities in ProASIC3E Devices was updated.	2-64	
	Notes 3, 4, and 5 were added to Table 2-17 \cdot Comparison Table for 5 V– Compliant Receiver Scheme. 5 x 52.72 was changed to 52.7 and the Maximum current was updated from 4 x 52.7 to 5 x 52.7.	2-40	
	The "VCCPLF PLL Supply Voltage" section was updated.	2-50	
	The "VPUMP Programming Supply Voltage" section was updated.	2-50	
	The "GL Globals" section was updated to include information about direct input into quadrant clocks.	2-51	
	VJTAG was deleted from the "TCK Test Clock" section.	2-51	
	In Table 2-22 • Recommended Tie-Off Values for the TCK and TRST Pins, TSK was changed to TCK in note 2. Note 3 was also updated.	2-51	
	Ambient was deleted from Table 3-2 • Recommended Operating Conditions. VPUMP programming mode was changed from "3.0 to 3.6" to "3.15 to 3.45".	3-2	
	Note 3 is new in Table 3-4 • Overshoot and Undershoot Limits (as measured on quiet I/Os).	3-2	
	In EQ 3-2, 150 was changed to 110 and the result changed to 5.88.	3-5	