



Welcome to E-XFL.COM

### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	
Total RAM Bits	516096
Number of I/O	620
Number of Gates	3000000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	896-BGA
Supplier Device Package	896-FBGA (31x31)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/m1a3pe3000-2fg896i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **ProASIC3E Ordering Information**



## SRAM and FIFO

ProASIC3E devices have embedded SRAM blocks along their north and south sides. Each variableaspect-ratio SRAM block is 4,608 bits in size. Available memory configurations are 256×18, 512×9, 1k×4, 2k×2, and 4k×1 bits. The individual blocks have independent read and write ports that can be configured with different bit widths on each port. For example, data can be sent through a 4-bit port and read as a single bitstream. The embedded SRAM blocks can be initialized via the device JTAG port (ROM emulation mode) using the UJTAG macro.

In addition, every SRAM block has an embedded FIFO control unit. The control unit allows the SRAM block to be configured as a synchronous FIFO without using additional core VersaTiles. The FIFO width and depth are programmable. The FIFO also features programmable Almost Empty (AEMPTY) and Almost Full (AFULL) flags in addition to the normal Empty and Full flags. The embedded FIFO control unit contains the counters necessary for generation of the read and write address pointers. The embedded SRAM/FIFO blocks can be cascaded to create larger configurations.

## PLL and CCC

ProASIC3E devices provide designers with very flexible clock conditioning capabilities. Each member of the ProASIC3E family contains six CCCs, each with an integrated PLL.

The six CCC blocks are located at the four corners and the centers of the east and west sides.

To maximize user I/Os, only the center east and west PLLs are available in devices using the PQ208 package. However, all six CCC blocks are still usable; the four corner CCCs allow simple clock delay operations as well as clock spine access.

The inputs of the six CCC blocks are accessible from the FPGA core or from one of several inputs located near the CCC that have dedicated connections to the CCC block.

The CCC block has these key features:

- Wide input frequency range (f<sub>IN CCC</sub>) = 1.5 MHz to 350 MHz
- Output frequency range ( $f_{OUT CCC}$ ) = 0.75 MHz to 350 MHz
- Clock delay adjustment via programmable and fixed delays from -7.56 ns to +11.12 ns
- 2 programmable delay types for clock skew minimization
- Clock frequency synthesis

Additional CCC specifications:

- Internal phase shift = 0°, 90°, 180°, and 270°. Output phase shift depends on the output divider configuration.
- Output duty cycle = 50% ± 1.5% or better
- Low output jitter: worst case < 2.5% × clock period peak-to-peak period jitter when single global network used
- Maximum acquisition time = 300 µs
- Low power consumption of 5 mW
- Exceptional tolerance to input period jitter— allowable input jitter is up to 1.5 ns
- Four precise phases; maximum misalignment between adjacent phases of 40 ps × (350 MHz / f<sub>OUT\_CCC</sub>)

### **Global Clocking**

ProASIC3E devices have extensive support for multiple clocking domains. In addition to the CCC and PLL support described above, there is a comprehensive global clock distribution network.

Each VersaTile input and output port has access to nine VersaNets: six chip (main) and three quadrant global networks. The VersaNets can be driven by the CCC or directly accessed from the core via multiplexers (MUXes). The VersaNets can be used to distribute low-skew clock signals or for rapid distribution of high fanout nets.



rom file Save to file			Show BSR D
Port Name	Macro Cell	Pin Number	1/O State (Output Only)
BIST	ADLIB:INBUF	T2	1
BYPASS_IO	ADLIB:INBUF	K1	1
CLK	ADLIB:INBUF	B1	1
ENOUT	ADLIB:INBUF	J16	1
LED	ADLIB:OUTBUF	M3	0
MONITOR[0]	ADLIB:OUTBUF	B5	0
MONITOR[1]	ADLIB:OUTBUF	C7	Z
MONITOR[2]	ADLIB:OUTBUF	D9	Z
MONITOR(3)	ADLIB:OUTBUF	D7	Z
MONITOR[4]	ADLIB:OUTBUF	A11	Z
OEa	ADLIB:INBUF	E4	Z
ОЕЬ	ADLIB:INBUF	F1	Z
OSC_EN	ADLIB:INBUF	К3	Z
PAD[10]	ADLIB:BIBUF_LVCMOS33U	M8	Z
PAD[11]	ADLIB:BIBUF_LVCMOS33D	R7	Z
PAD[12]	ADLIB:BIBUF_LVCMOS33U	D11	Z
PAD[13]	ADLIB:BIBUF_LVCMOS33D	C12	Z
PAD[14]	ADLIB:BIBUF_LVCMOS33U	R6	Z
			-

### *Figure 1-3* • I/O States During Programming Window

- 6. Click OK to return to the FlashPoint Programming File Generator window.
  - I/O States during programming are saved to the ADB and resulting programming files after completing programming file generation.

# **Microsemi**.

ProASIC3E DC and Switching Characteristics

Symbol	Paran	neter	Commercial	Industrial	Units
T <sub>A</sub>	Ambient temperature		0 to +70	-40 to +85	°C
TJ	Junction temperature		0 to +85	-40 to +100	°C
VCC	1.5 V DC core supply volta	ge	1.425 to 1.575	1.425 to 1.575	V
VJTAG	JTAG DC voltage		1.4 to 3.6	1.4 to 3.6	V
VPUMP	Programming voltage	Programming Mode <sup>2</sup>	3.15 to 3.45	3.15 to 3.45	V
		Operation <sup>3</sup>	0 to 3.6	0 to 3.6	V
VCCPLL	Analog power supply (PLL)	)	1.425 to 1.575	1.425 to 1.575	V
VCCI and VMV <sup>4</sup>	1.5 V DC supply voltage		1.425 to 1.575	1.425 to 1.575	V
	1.8 V DC supply voltage		1.7 to 1.9	1.7 to 1.9	V
	2.5 V DC supply voltage		2.3 to 2.7	2.3 to 2.7	V
	3.3 V DC supply voltage		3.0 to 3.6	3.0 to 3.6	V
	3.0 V DC supply voltage <sup>5</sup>		2.7 to 3.6	2.7 to 3.6	V
	LVDS/B-LVDS/M-LVDS diff	ferential I/O	2.375 to 2.625	2.375 to 2.625	V
	LVPECL differential I/O		3.0 to 3.6	3.0 to 3.6	V

### Table 2-2 • Recommended Operating Conditions<sup>1</sup>

Notes:

1. All parameters representing voltages are measured with respect to GND unless otherwise specified.

2. The programming temperature range supported is  $T_{ambient} = 0^{\circ}C$  to  $85^{\circ}C$ .

3. VPUMP can be left floating during normal operation (not programming mode).

- 4. The ranges given here are for power supplies only. The recommended input voltage ranges specific to each I/O standard are given in Table 2-13 on page 2-16. VMV and VCCI should be at the same voltage within a given I/O bank. VMV pins must be connected to the corresponding VCCI pins. See the "VMVx I/O Supply Voltage (quiet)" section on page 3-1 for further information.
- 5. To ensure targeted reliability standards are met across ambient and junction operating temperatures, Microsemi recommends that the user follow best design practices using Microsemi's timing and power simulation tools.
- 6. 3.3 V wide range is compliant to the JESD8-B specification and supports 3.0 V VCCI operation.

### Table 2-3 • Flash Programming Limits – Retention, Storage and Operating Temperature <sup>1</sup>

Product Grade	Programming Cycles	Program Retention (biased/unbiased)	Maximum Storage Temperature T <sub>STG</sub> (°C) <sup>2</sup>	Maximum Operating Junction Temperature T <sub>J</sub> (°C) <sup>2</sup>
Commercial	500	20 years	110	100
Industrial	500	20 years	110	100

Notes:

1. This is a stress rating only; functional operation at any condition other than those indicated is not implied.

2. These limits apply for program/data retention only. Refer to Table 2-1 on page 2-1 and Table 2-2 for device operating conditions and absolute limits.



ProASIC3E DC and Switching Characteristics

### Combinatorial Cells Contribution—P<sub>C-CELL</sub>

 $P_{C-CELL} = N_{C-CELL} * \alpha_1 / 2 * PAC7 * F_{CLK}$ 

N<sub>C-CELL</sub> is the number of VersaTiles used as combinatorial modules in the design.

 $\alpha_{1}$  is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-11 on page 2-11.

 $\mathsf{F}_{\mathsf{CLK}}$  is the global clock signal frequency.

### Routing Net Contribution—P<sub>NET</sub>

 $P_{NET} = (N_{S-CELL} + N_{C-CELL}) * \alpha_1 / 2 * PAC8 * F_{CLK}$ 

N<sub>S-CELL</sub> is the number of VersaTiles used as sequential modules in the design.

 $N_{C\text{-}CELL}$  is the number of VersaTiles used as combinatorial modules in the design.

 $\alpha_1$  is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-11 on page 2-11.

F<sub>CLK</sub> is the global clock signal frequency.

### I/O Input Buffer Contribution—PINPUTS

 $P_{INPUTS} = N_{INPUTS} * \alpha_2 / 2 * PAC9 * F_{CLK}$ 

N<sub>INPUTS</sub> is the number of I/O input buffers used in the design.

 $\alpha_2$  is the I/O buffer toggle rate—guidelines are provided in Table 2-11 on page 2-11.

 $F_{CLK}$  is the global clock signal frequency.

### I/O Output Buffer Contribution—POUTPUTS

 $P_{OUTPUTS} = N_{OUTPUTS} * \alpha_2 / 2 * \beta_1 * PAC10 * F_{CLK}$ 

 $N_{\mbox{OUTPUTS}}$  is the number of I/O output buffers used in the design.

 $\alpha_2$  is the I/O buffer toggle rate—guidelines are provided in Table 2-11 on page 2-11.

 $\beta_1$  is the I/O buffer enable rate—guidelines are provided in Table 2-12 on page 2-11.

F<sub>CLK</sub> is the global clock signal frequency.

### RAM Contribution—P<sub>MEMORY</sub>

 $\mathsf{P}_{\mathsf{MEMORY}} = \mathsf{PAC11} * \mathsf{N}_{\mathsf{BLOCKS}} * \mathsf{F}_{\mathsf{READ-CLOCK}} * \beta_2 + \mathsf{PAC12} * \mathsf{N}_{\mathsf{BLOCK}} * \mathsf{F}_{\mathsf{WRITE-CLOCK}} * \beta_3$ 

 $N_{\mbox{\scriptsize BLOCKS}}$  is the number of RAM blocks used in the design.

F<sub>READ-CLOCK</sub> is the memory read clock frequency.

 $\beta_2$  is the RAM enable rate for read operations—guidelines are provided in Table 2-12 on page 2-11.

F<sub>WRITE-CLOCK</sub> is the memory write clock frequency.

 $\beta_3$  is the RAM enable rate for write operations—guidelines are provided in Table 2-12 on page 2-11.

## PLL Contribution—P<sub>PLL</sub>

P<sub>PLL</sub> = PAC13 + PAC14 \* F<sub>CLKOUT</sub>

F<sub>CLKOUT</sub> is the output clock frequency.<sup>1</sup>

The PLL dynamic contribution depends on the input clock frequency, the number of output clock signals generated by the PLL, and the frequency of each output clock. If a PLL is used to generate more than one output clock, include each output clock in the formula by adding its corresponding contribution (PAC14 \* F<sub>CLKOUT</sub> product) to the total PLL contribution.

# static Microsemi.

ProASIC3E DC and Switching Characteristics

## Single-Ended I/O Characteristics

## 3.3 V LVTTL / 3.3 V LVCMOS

Low-Voltage Transistor–Transistor Logic is a general-purpose standard (EIA/JESD) for 3.3 V applications. It uses an LVTTL input buffer and push-pull output buffer. The 3.3 V LVCMOS standard is supported as part of the 3.3 V LVTTL support.

3.3 V LVTTL / 3.3 V LVCMOS	v	ΊL	v	н	VOL	VОН	IOL	юн	IOSL	IOSH	IIL¹	IIH <sup>2</sup>
Drive Strength	Min. V	Max. V	Min., V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μA <sup>4</sup>	μA <sup>4</sup>
2 mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	27	25	10	10
4 mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	27	25	10	10
6 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	54	51	10	10
8 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	54	51	10	10
12 mA	-0.3	0.8	2	3.6	0.4	2.4	12	12	109	103	10	10
16 mA	-0.3	0.8	2	3.6	0.4	2.4	16	16	127	132	10	10
24 mA	-0.3	0.8	2	3.6	0.4	2.4	24	24	181	268	10	10

### Table 2-25 • Minimum and Maximum DC Input and Output Levels

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V< VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN< VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

4. Currents are measured at 85°C junction temperature.

5. Software default selection highlighted in gray.



### Figure 2-6 • AC Loading

### Table 2-26 • 3.3 V LVTTL / 3.3 V LVCMOS AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	C <sub>LOAD</sub> (pF)
0	3.3	1.4	-	35

Note: \*Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points.

### Timing Characteristics

Drivo	Speed				Ū									
Strength	Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>PYS</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zHS</sub>	Units
2 mA	Std.	0.66	7.88	0.04	1.20	1.57	0.43	8.03	6.70	2.69	2.59	10.26	8.94	ns
	-1	0.56	6.71	0.04	1.02	1.33	0.36	6.83	5.70	2.29	2.20	8.73	7.60	ns
	-2	0.49.	5.89	0.03	0.90	1.17	0.32	6.00	5.01	2.01	1.93	7.67	6.67	ns
4 mA	Std.	0.66	7.88	0.04	1.20	1.57	0.43	8.03	6.70	2.69	2.59	10.26	8.94	ns
	-1	0.56	6.71	0.04	1.02	1.33	0.36	6.83	5.70	2.29	2.20	8.73	7.60	ns
	-2	0.49	5.89	0.03	0.90	1.17	0.32	6.00	5.01	2.01	1.93	7.67	6.67	ns
6 mA	Std.	0.66	5.08	0.04	1.20	1.57	0.43	5.17	4.14	3.05	3.21	7.41	6.38	ns
	-1	0.56	4.32	0.04	1.02	1.33	0.36	4.40	3.52	2.59	2.73	6.30	5.43	ns
	-2	0.49	3.79	0.03	0.90	1.17	0.32	3.86	3.09	2.28	2.40	5.53	4.76	ns
8 mA	Std.	0.66	5.08	0.04	1.20	1.57	0.43	5.17	4.14	3.05	3.21	7.41	6.38	ns
	-1	0.56	4.32	0.04	1.02	1.33	0.36	4.40	3.52	2.59	2.73	6.30	5.43	ns
	-2	0.49	3.79	0.03	0.90	1.17	0.32	3.86	3.09	2.28	2.40	5.53	4.76	ns
12 mA	Std.	0.66	3.67	0.04	1.20	1.57	0.43	3.74	2.87	3.28	3.61	5.97	5.11	ns
	-1	0.56	3.12	0.04	1.02	1.33	0.36	3.18	2.44	2.79	3.07	5.08	4.34	ns
	-2	0.49	2.74	0.03	0.90	1.17	0.32	2.79	2.14	2.45	2.70	4.46	3.81	ns
16 mA	Std.	0.66	3.46	0.04	1.20	1.57	0.43	3.53	2.61	3.33	3.72	5.76	4.84	ns
	-1	0.56	2.95	0.04	1.02	1.33	0.36	3.00	2.22	2.83	3.17	4.90	4.12	ns
	-2	0.49	2.59	0.03	0.90	1.17	0.32	2.63	1.95	2.49	2.78	4.30	3.62	ns
24 mA	Std.	0.66	3.21	0.04	1.20	1.57	0.43	3.27	2.16	3.39	4.13	5.50	4.39	ns
	-1	0.56	2.73	0.04	1.02	1.33	0.36	2.78	1.83	2.88	3.51	4.68	3.74	ns
	-2	0.49	2.39	0.03	0.90	1.17	0.32	2.44	1.61	2.53	3.08	4.11	3.28	ns

### Table 2-27 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew

Commercial-Case Conditions: T<sub>.1</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V

Notes:

1. Software default selection highlighted in gray.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.

Table 2-28 • 3.3 V LVTTL / 3.3 V LVCMOS Low SlewCommercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V

Drive	Speed													
Strength	Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>PYS</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zHS</sub>	Units
2 mA	Std.	0.66	11.01	0.04	1.20	1.57	0.43	11.21	9.05	2.69	2.44	13.45	11.29	ns
	-1	0.56	9.36	0.04	1.02	1.33	0.36	9.54	7.70	2.29	2.08	11.44	9.60	ns
	-2	0.49	8.22	0.03	0.90	1.17	0.32	8.37	6.76	2.01	1.82	10.04	8.43	ns
4 mA	Std.	0.66	11.01	0.04	1.20	1.57	0.43	11.21	9.05	2.69	2.44	13.45	11.29	ns
	-1	0.56	9.36	0.04	1.02	1.33	0.36	9.54	7.70	2.29	2.08	11.44	9.60	ns
	-2	0.49	8.22	0.03	0.90	1.17	0.32	8.37	6.76	2.01	1.82	10.04	8.43	ns
6 mA	Std.	0.66	7.86	0.04	1.20	1.57	0.43	8.01	6.44	3.04	3.06	10.24	8.68	ns
	-1	0.56	6.69	0.04	1.02	1.33	0.36	6.81	5.48	2.58	2.61	8.71	7.38	ns
	-2	0.49	5.87	0.03	0.90	1.17	0.32	5.98	4.81	2.27	2.29	7.65	6.48	ns
8 mA	Std.	0.66	7.86	0.04	1.20	1.57	0.43	8.01	6.44	3.04	3.06	10.24	8.68	ns
	-1	0.56	6.69	0.04	1.02	1.33	0.36	6.81	5.48	2.58	2.61	8.71	7.38	ns
	-2	0.49	5.87	0.03	0.90	1.17	0.32	5.98	4.81	2.27	2.29	7.65	6.48	ns

Table 2-32 • 3.3 V LVCMOS Wide Range Low Slew	
Commercial-Case Conditions: T <sub>J</sub> = 70°C,	Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V

Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Speed	toour	too	tow	tax	tava	trout	t-ı	t	t	tu-	truo	truo	Units
	4 mΔ	Std	0.66	17 02		1.83	2 38	0.43	•2L	• <b>2</b> н 13 74	•LZ 4 16	•н <u>г</u> 3.78	-2LS	•2H5 17 14	ne
100 μΛ		Old.	0.00	17.02	0.04	1.00	2.00	0.40	17.02	10.74	4.10	0.70	20.72	17.14	113
		-1	0.56	14.48	0.04	1.55	2.02	0.36	14.48	11.69	3.54	3.21	17.37	14.58	ns
		-2	0.49	12.71	0.03	1.36	1.78	0.32	12.71	10.26	3.11	2.82	15.25	12.80	ns
100 µA	8 mA	Std.	0.66	12.16	0.04	1.83	2.38	0.43	12.16	9.78	4.70	4.74	15.55	13.17	ns
		-1	0.56	10.34	0.04	1.55	2.02	0.36	10.34	8.32	4.00	4.03	13.23	11.20	ns
		-2	0.49	9.08	0.03	1.36	1.78	0.32	9.08	7.30	3.51	3.54	11.61	9.84	ns
100µA	12 mA	Std.	0.66	9.32	0.04	1.83	2.38	0.43	9.32	7.62	5.06	5.36	12.71	11.02	ns
		-1	0.56	7.93	0.04	1.55	2.02	0.36	7.93	6.48	4.31	4.56	10.81	9.37	ns
		-2	0.49	6.96	0.03	1.36	1.78	0.32	6.96	5.69	3.78	4.00	9.49	8.23	ns
100 µA	16 mA	Std.	0.66	8.69	0.04	1.83	2.38	0.43	8.69	7.17	5.14	5.53	12.08	10.57	ns
		-1	0.56	7.39	0.04	1.55	2.02	0.36	7.39	6.10	4.37	4.71	10.28	8.99	ns
		-2	0.49	6.49	0.03	1.36	1.78	0.32	6.49	5.36	3.83	4.13	9.02	7.89	ns
100 µA	24 mA	Std.	0.66	8.11	0.04	1.83	2.38	0.43	8.11	7.13	5.23	6.13	11.50	10.52	ns
		-1	0.56	6.90	0.04	1.55	2.02	0.36	6.90	6.06	4.45	5.21	9.78	8.95	ns
		-2	0.49	6.05	0.03	1.36	1.78	0.32	6.05	5.32	3.91	4.57	8.59	7.86	ns

Notes:

 The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
Software default extension birblighted in grave

2. Software default selection highlighted in gray.

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.

## 3.3 V GTL+

Gunning Transceiver Logic Plus is a high-speed bus standard (JESD8-3). It provides a differential amplifier input buffer and an open-drain output buffer. The VCCI pin should be connected to 3.3 V.

Table 2-54 • Minimum and Maximum DC Input and Output Levels

3.3 V GTL+		VIL	VIH		VOL	VOH	IOL	IOH	IOSL	IOSH	IIL	IIH
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>1</sup>	Max. mA <sup>1</sup>	μA²	μA²
35 mA	-0.3	VREF – 0.1	VREF + 0.1	3.6	0.6	_	35	35	181	268	10	10

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.



### Figure 2-14 • AC Loading

Table 2-55 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	VTT (typ.) (V)	C <sub>LOAD</sub> (pF)
VREF – 0.1	VREF + 0.1	1.0	1.0	1.5	10

Note: \*Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points.

### **Timing Characteristics**

Table 2-56 • 3.3 V GTL+

```
Commercial-Case Conditions: T_J = 70^{\circ}C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V, VREF = 1.0 V
```

Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zHS</sub>	Units
Std.	0.60	2.06	0.04	1.59	0.43	2.09	2.06			4.33	4.29	ns
–1	0.51	1.75	0.04	1.35	0.36	1.78	1.75			3.68	3.65	ns
-2	0.45	1.53	0.03	1.19	0.32	1.56	1.53			3.23	3.20	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.

# **Microsemi**

ProASIC3E DC and Switching Characteristics

### Table 2-84 • Parameter Definition and Measuring Nodes

Parameter Name	Parameter Definition	Measuring Nodes (from, to)*
t <sub>oclkq</sub>	Clock-to-Q of the Output Data Register	H, DOUT
tosud	Data Setup Time for the Output Data Register	F, H
t <sub>OHD</sub>	Data Hold Time for the Output Data Register	F, H
t <sub>OSUE</sub>	Enable Setup Time for the Output Data Register	G, H
t <sub>OHE</sub>	Enable Hold Time for the Output Data Register	G, H
t <sub>OPRE2Q</sub>	Asynchronous Preset-to-Q of the Output Data Register	L, DOUT
t <sub>OREMPRE</sub>	Asynchronous Preset Removal Time for the Output Data Register	L, H
t <sub>ORECPRE</sub>	Asynchronous Preset Recovery Time for the Output Data Register	L, H
t <sub>oeclkq</sub>	Clock-to-Q of the Output Enable Register	H, EOUT
t <sub>OESUD</sub>	Data Setup Time for the Output Enable Register	J, H
t <sub>OEHD</sub>	Data Hold Time for the Output Enable Register	J, H
t <sub>OESUE</sub>	Enable Setup Time for the Output Enable Register	К, Н
t <sub>OEHE</sub>	Enable Hold Time for the Output Enable Register	K, H
t <sub>OEPRE2Q</sub>	Asynchronous Preset-to-Q of the Output Enable Register	I, EOUT
t <sub>OEREMPRE</sub>	Asynchronous Preset Removal Time for the Output Enable Register	I, H
t <sub>OERECPRE</sub>	Asynchronous Preset Recovery Time for the Output Enable Register	I, H
t <sub>ICLKQ</sub>	Clock-to-Q of the Input Data Register	A, E
t <sub>ISUD</sub>	Data Setup Time for the Input Data Register	C, A
t <sub>IHD</sub>	Data Hold Time for the Input Data Register	C, A
t <sub>ISUE</sub>	Enable Setup Time for the Input Data Register	B, A
t <sub>IHE</sub>	Enable Hold Time for the Input Data Register	B, A
t <sub>IPRE2Q</sub>	Asynchronous Preset-to-Q of the Input Data Register	D, E
t <sub>IREMPRE</sub>	Asynchronous Preset Removal Time for the Input Data Register	D, A
t <sub>IRECPRE</sub>	Asynchronous Preset Recovery Time for the Input Data Register	D, A

Note: \*See Figure 2-25 on page 2-53 for more information.



# 3 – Pin Descriptions and Packaging

# **Supply Pins**

### GND

### Ground

Ground supply voltage to the core, I/O outputs, and I/O logic.

### GNDQ

### Ground (quiet)

Quiet ground supply voltage to input buffers of I/O banks. Within the package, the GNDQ plane is decoupled from the simultaneous switching noise originated from the output buffer ground domain. This minimizes the noise transfer within the package and improves input signal integrity. GNDQ must always be connected to GND on the board.

### VCC

### **Core Supply Voltage**

Supply voltage to the FPGA core, nominally 1.5 V. VCC is required for powering the JTAG state machine in addition to VJTAG. Even when a device is in bypass mode in a JTAG chain of interconnected devices, both VCC and VJTAG must remain powered to allow JTAG signals to pass through the device.

### VCCIBx

### I/O Supply Voltage

Supply voltage to the bank's I/O output buffers and I/O logic. Bx is the I/O bank number. There are up to eight I/O banks on low power flash devices plus a dedicated VJTAG bank. Each bank can have a separate VCCI connection. All I/Os in a bank will run off the same VCCIBx supply. VCCI can be 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. In general, unused I/O banks should have their corresponding VCCIX pins tied to GND. If an output pad is terminated to ground through any resistor and if the corresponding VCCIX is left floating, then the leakage current to ground is ~ 0uA. However, if an output pad is terminated to ground is ~ 0uA. However, if an output pad is terminated to ground is ~ 3 uA. For unused banks the aforementioned behavior is to be taken into account while deciding if it's better to float VCCIX of unused bank or tie it to GND.

### VMVx

### I/O Supply Voltage (quiet)

Quiet supply voltage to the input buffers of each I/O bank. *x* is the bank number. Within the package, the VMV plane biases the input stage of the I/Os in the I/O banks. This minimizes the noise transfer within the package and improves input signal integrity. Each bank must have at least one VMV connection, and no VMV should be left unconnected. All I/Os in a bank run off the same VMVx supply. VMV is used to provide a quiet supply voltage to the input buffers of each I/O bank. VMVx can be 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VMV pins tied to GND. VMV and VCCI should be at the same voltage within a given I/O bank. Used VMV pins must be connected to the corresponding VCCI pins of the same bank (i.e., VMV0 to VCCIB0, VMV1 to VCCIB1, etc.).

### VCCPLA/B/C/D/E/F

### PLL Supply Voltage

Supply voltage to analog PLL, nominally 1.5 V.

When the PLLs are not used, the place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground. Microsemi recommends tying VCCPLx to VCC and using proper filtering circuits to decouple VCC noise from the PLLs. Refer to the PLL Power Supply Decoupling section of the "Clock Conditioning Circuits in Low Power Flash Devices and Mixed Signal FPGAs" chapter of the *ProASIC3E FPGA Fabric User's Guide* for a complete board solution for the PLL analog power supply and ground.

There are six VCCPLX pins on ProASIC3E devices.

### VCOMPLA/B/C/D/E/F PLL Ground

Ground to analog PLL power supplies. When the PLLs are not used, the place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground.

There are six VCOMPL pins (PLL ground) on ProASIC3E devices.

Refer to the I/O Structure section of the *ProASIC3E FPGA Fabric User's Guide* for an explanation of the naming of global pins.

# **JTAG Pins**

Low power flash devices have a separate bank for the dedicated JTAG pins. The JTAG pins can be run at any voltage from 1.5 V to 3.3 V (nominal). VCC must also be powered for the JTAG state machine to operate, even if the device is in bypass mode; VJTAG alone is insufficient. Both VJTAG and VCC to the part must be supplied to allow JTAG signals to transition the device. Isolating the JTAG power supply in a separate I/O bank gives greater flexibility in supply selection and simplifies power supply and PCB design. If the JTAG interface is neither used nor planned for use, the VJTAG pin together with the TRST pin could be tied to GND.

### TCK Test Clock

Test clock input for JTAG boundary scan, ISP, and UJTAG. The TCK pin does not have an internal pullup/-down resistor. If JTAG is not used, Microsemi recommends tying off TCK to GND through a resistor placed close to the FPGA pin. This prevents JTAG operation in case TMS enters an undesired state.

Note that to operate at all VJTAG voltages, 500 W to 1 k $\Omega$  will satisfy the requirements. Refer to Table 3-1 for more information.

VJTAG	Tie-Off Resistance
VJTAG at 3.3 V	200 Ω to 1 kΩ
VJTAG at 2.5 V	200 Ω to 1 kΩ
VJTAG at 1.8 V	500 Ω to 1 kΩ
VJTAG at 1.5 V	500 Ω to 1 kΩ

### Table 3-1 • Recommended Tie-Off Values for the TCK and TRST Pins

Notes:

- 1. Equivalent parallel resistance if more than one device is on the JTAG chain
- 2. The TCK pin can be pulled up/down.
- 3. The TRST pin is pulled down.

### TDI

TMS

### Test Data Input

Test Data Output

Serial input for JTAG boundary scan, ISP, and UJTAG usage. There is an internal weak pull-up resistor on the TDI pin.

### TDO

Serial output for JTAG boundary scan, ISP, and UJTAG usage.

### Test Mode Select

The TMS pin controls the use of the IEEE 1532 boundary scan pins (TCK, TDI, TDO, TRST). There is an internal weak pull-up resistor on the TMS pin.

### TRST Boundary Scan Reset Pin

The TRST pin functions as an active-low input to asynchronously initialize (or reset) the boundary scan circuitry. There is an internal weak pull-up resistor on the TRST pin. If JTAG is not used, an external pull-down resistor could be included to ensure the test access port (TAP) is held in reset mode. The resistor values must be chosen from Table 3-1 and must satisfy the parallel resistance value requirement. The values in Table 3-1 correspond to the resistor recommended when a single device is used, and the equivalent parallel resistor when multiple devices are connected via a JTAG chain.

In critical applications, an upset in the JTAG circuit could allow entrance to an undesired JTAG state. In such cases, Microsemi recommends tying off TRST to GND through a resistor placed close to the FPGA pin.

Note that to operate at all VJTAG voltages, 500  $\Omega$  to 1 k $\Omega$  will satisfy the requirements.



PQ208			PQ208		PQ208		
Pin Number	A3PE600 Function	Pin Number	A3PE600 Function	Pin Number	A3PE600 Function		
108	TDO	144	IO47PDB2V1	180	IO19NPB0V2		
109	TRST	145	IO44NDB2V1	181	IO18NPB0V2		
110	VJTAG	146	IO44PDB2V1	182	IO17PPB0V2		
111	VMV3	147	IO43NDB2V0	183	IO16PPB0V2		
112	GDA0/IO67NPB3V1	148	IO43PDB2V0	184	IO17NPB0V2		
113	GDB0/IO66NPB3V1	149	IO40NDB2V0	185	IO16NPB0V2		
114	GDA1/IO67PPB3V1	150	IO40PDB2V0	186	VCCIB0		
115	GDB1/IO66PPB3V1	151	GBC2/IO38PSB2V0	187	VCC		
116	GDC0/IO65NDB3V1	152	GBA2/IO36PSB2V0	188	IO15PDB0V2		
117	GDC1/IO65PDB3V1	153	GBB2/IO37PSB2V0	189	IO15NDB0V2		
118	IO62NDB3V1	154	VMV2	190	IO13PDB0V2		
119	IO62PDB3V1	155	GNDQ	191	IO13NDB0V2		
120	IO58NDB3V0	156	GND	192	IO11PSB0V1		
121	IO58PDB3V0	157	VMV1	193	IO09PDB0V1		
122	GND	158	GNDQ	194	IO09NDB0V1		
123	VCCIB3	159	GBA1/IO35PDB1V1	195	GND		
124	GCC2/IO55PSB3V0	160	GBA0/IO35NDB1V1	196	IO07PDB0V1		
125	GCB2/IO54PSB3V0	161	GBB1/IO34PDB1V1	197	IO07NDB0V1		
126	NC	162	GND	198	IO05PDB0V0		
127	IO53NDB3V0	163	GBB0/IO34NDB1V1	199	IO05NDB0V0		
128	GCA2/IO53PDB3V0	164	GBC1/IO33PDB1V1	200	VCCIB0		
129	GCA1/IO52PPB3V0	165	GBC0/IO33NDB1V1	201	GAC1/IO02PDB0V0		
130	GND	166	IO31PDB1V1	202	GAC0/IO02NDB0V0		
131	VCCPLC	167	IO31NDB1V1	203	GAB1/IO01PDB0V0		
132	GCA0/IO52NPB3V0	168	IO27PDB1V0	204	GAB0/IO01NDB0V0		
133	VCOMPLC	169	IO27NDB1V0	205	GAA1/IO00PDB0V0		
134	GCB0/IO51NDB2V1	170	VCCIB1	206	GAA0/IO00NDB0V0		
135	GCB1/IO51PDB2V1	171	VCC	207	GNDQ		
136	GCC1/IO50PSB2V1	172	IO23PPB1V0	208	VMV0		
137	IO49NDB2V1	173	IO22PSB1V0		•		
138	IO49PDB2V1	174	IO23NPB1V0				
139	IO48PSB2V1	175	IO21PDB1V0				
140	VCCIB2	176	IO21NDB1V0				
141	GND	177	IO19PPB0V2				
142	VCC	178	GND				
143	IO47NDB2V1	179	IO18PPB0V2				



# FG256



*Note:* This is the bottom view of the package.

## Note

For Package Manufacturing and Environmental information, visit the Resource Center at *http://www.microsemi.com/products/fpga-soc/solutions*.



	FG324		FG324	FG324	
Pin Number	A3PE3000 FBGA	Pin Number	A3PE3000 FBGA	Pin Number	A3PE3000 FBGA
N1	IO247NDB6V1	R1	IO245NDB6V1	U1	IO241NDB6V0
N2	IO247PDB6V1	R2	VCCIB6	U2	GEA2/IO233PPB5V4
N3	IO251NPB6V2	R3	GEA1/IO234PPB6V0	U3	GEC2/IO231PPB5V4
N4	GEC0/IO236NDB6V0	R4	IO232NDB5V4	U4	VCCIB5
N5	VCOMPLE	R5	GEB2/IO232PDB5V4	U5	GNDQ
N6	IO212NDB5V2	R6	IO214NDB5V2	U6	IO208PDB5V1
N7	IO212PDB5V2	R7	IO202PDB5V1	U7	IO198PPB5V0
N8	IO192NPB4V4	R8	IO194PDB5V0	U8	VCCIB5
N9	IO174PDB4V2	R9	IO186PDB4V4	U9	IO182NPB4V3
N10	IO170PDB4V2	R10	IO178PDB4V3	U10	IO180NPB4V3
N11	GDA2/IO154PPB4V0	R11	IO168NSB4V1	U11	VCCIB4
N12	GDB2/IO155PPB4V0	R12	IO164PDB4V1	U12	IO166PPB4V1
N13	GDA1/IO153PPB3V4	R13	GDC2/IO156PDB4V0	U13	IO162PDB4V1
N14	VCOMPLD	R14	ТСК	U14	GNDQ
N15	GDB0/IO152NDB3V4	R15	VPUMP	U15	VCCIB4
N16	GDB1/IO152PDB3V4	R16	TRST	U16	TMS
N17	IO138NDB3V3	R17	VCCIB3	U17	VMV3
N18	IO138PDB3V3	R18	IO142NDB3V3	U18	IO146NDB3V4
P1	IO245PDB6V1	T1	IO241PDB6V0	V1	GND
P2	GNDQ	T2	GEA0/IO234NPB6V0	V2	IO218NDB5V3
P3	VMV6	Т3	IO233NPB5V4	V3	IO218PDB5V3
P4	GEC1/IO236PDB6V0	T4	IO231NPB5V4	V4	IO206NDB5V1
P5	VCCPLE	Т5	VMV5	V5	IO206PDB5V1
P6	IO214PDB5V2	Т6	IO208NDB5V1	V6	IO198NPB5V0
P7	VCCIB5	T7	IO202NDB5V1	V7	GND
P8	GND	Т8	IO194NDB5V0	V8	IO190NDB4V4
P9	IO174NDB4V2	Т9	IO186NDB4V4	V9	IO190PDB4V4
P10	IO170NDB4V2	T10	IO178NDB4V3	V10	IO182PPB4V3
P11	GND	T11	IO166NPB4V1	V11	IO180PPB4V3
P12	VCCIB4	T12	IO164NDB4V1	V12	GND
P13	IO155NPB4V0	T13	IO156NDB4V0	V13	IO162NDB4V1
P14	VCCPLD	T14	VMV4	V14	IO160NDB4V0
P15	VJTAG	T15	TDI	V15	IO160PDB4V0
P16	GDC0/IO151NDB3V4	T16	GNDQ	V16	IO158NDB4V0
P17	GDC1/IO151PDB3V4	T17	TDO	V17	IO158PDB4V0
P18	IO142PDB3V3	T18	IO146PDB3V4	V18	GND



FG484			FG484	FG484		
Pin Number	A3PE1500 Function	Pin Number	A3PE1500 Function	Pin Number	A3PE1500 Function	
C21	NC	E13	IO41NDB1V1	G5	IO217PDB7V3	
C22	VCCIB2	E14	IO41PDB1V1	G6	GAC2/IO219PDB7V3	
D1	NC	E15	GBC1/IO55PDB1V3	G7	VCOMPLA	
D2	NC	E16	GBB0/IO56NDB1V3	G8	GNDQ	
D3	NC	E17	GNDQ	G9	IO19NDB0V2	
D4	GND	E18	GBA2/IO58PDB2V0	G10	IO19PDB0V2	
D5	GAA0/IO00NDB0V0	E19	IO63NDB2V0	G11	IO25PDB0V3	
D6	GAA1/IO00PDB0V0	E20	GND	G12	IO33PDB1V0	
D7	GAB0/IO01NDB0V0	E21	IO69NDB2V1	G13	IO39PDB1V0	
D8	IO09PDB0V1	E22	NC	G14	IO45NDB1V1	
D9	IO13PDB0V1	F1	IO218NPB7V3	G15	GNDQ	
D10	IO21PDB0V2	F2	IO216NDB7V3	G16	VCOMPLB	
D11	IO31NDB0V3	F3	IO216PDB7V3	G17	GBB2/IO59PDB2V0	
D12	IO37NDB1V0	F4	IO220NDB7V3	G18	IO62PDB2V0	
D13	IO37PDB1V0	F5	IO221NDB7V3	G19	IO62NDB2V0	
D14	IO49NDB1V2	F6	VMV7	G20	IO71PDB2V2	
D15	IO49PDB1V2	F7	VCCPLA	G21	IO71NDB2V2	
D16	GBB1/IO56PDB1V3	F8	GAC0/IO02NDB0V0	G22	NC	
D17	GBA0/IO57NDB1V3	F9	GAC1/IO02PDB0V0	H1	IO209PSB7V2	
D18	GBA1/IO57PDB1V3	F10	IO23NDB0V2	H2	NC	
D19	GND	F11	IO23PDB0V2	H3	VCC	
D20	NC	F12	IO35PDB1V0	H4	IO214NDB7V3	
D21	IO69PDB2V1	F13	IO39NDB1V0	H5	IO217NDB7V3	
D22	NC	F14	IO45PDB1V1	H6	IO219NDB7V3	
E1	NC	F15	GBC0/IO55NDB1V3	H7	IO215PDB7V3	
E2	IO218PPB7V3	F16	VCCPLB	H8	VMV0	
E3	GND	F17	VMV2	H9	VCCIB0	
E4	GAB2/IO220PDB7V3	F18	IO58NDB2V0	H10	VCCIB0	
E5	GAA2/IO221PDB7V3	F19	IO63PDB2V0	H11	IO25NDB0V3	
E6	GNDQ	F20	NC	H12	IO33NDB1V0	
E7	GAB1/IO01PDB0V0	F21	NC	H13	VCCIB1	
E8	IO09NDB0V1	F22	NC	H14	VCCIB1	
E9	IO13NDB0V1	G1	IO211NDB7V2	H15	VMV1	
E10	IO21NDB0V2	G2	IO211PDB7V2	H16	GBC2/IO60PDB2V0	
E11	IO31PDB0V3	G3	NC	H17	IO59NDB2V0	
E12	IO35NDB1V0	G4	IO214PDB7V3	H18	IO67NDB2V1	



	FG676		FG676	FG676	
Pin Number	A3PE1500 Function	Pin Number	A3PE1500 Function	Pin Number	A3PE1500 Function
C9	IO10PDB0V1	D19	IO45PDB1V1	F3	IO213NDB7V2
C10	IO16PDB0V2	D20	IO46PPB1V1	F4	IO213PDB7V2
C11	IO20PDB0V2	D21	IO48PPB1V2	F5	GND
C12	IO24PDB0V3	D22	GBA0/IO57NPB1V3	F6	VCCPLA
C13	IO23PDB0V2	D23	GNDQ	F7	GAB0/IO01NDB0V0
C14	IO28PDB0V3	D24	GBB1/IO56PPB1V3	F8	GNDQ
C15	IO31PDB0V3	D25	GBB2/IO59PDB2V0	F9	IO03PDB0V0
C16	IO32NDB1V0	D26	IO59NDB2V0	F10	IO13PDB0V1
C17	IO36NDB1V0	E1	IO212PDB7V2	F11	IO15PDB0V1
C18	IO37NDB1V0	E2	IO211NDB7V2	F12	IO19PDB0V2
C19	IO45NDB1V1	E3	IO211PDB7V2	F13	IO21PDB0V2
C20	IO42PPB1V1	E4	IO220NPB7V3	F14	IO27NDB0V3
C21	IO46NPB1V1	E5	GNDQ	F15	IO35PDB1V0
C22	IO48NPB1V2	E6	GAB2/IO220PPB7V3	F16	IO39NDB1V0
C23	GBB0/IO56NPB1V3	E7	GAB1/IO01PDB0V0	F17	IO51PDB1V2
C24	VMV1	E8	IO05PDB0V0	F18	IO53PDB1V2
C25	GBC2/IO60PDB2V0	E9	IO08NDB0V1	F19	IO54PDB1V3
C26	IO60NDB2V0	E10	IO12PDB0V1	F20	VMV2
D1	IO218NDB7V3	E11	IO18PDB0V2	F21	VCOMPLB
D2	IO218PDB7V3	E12	IO17PDB0V2	F22	IO61PDB2V0
D3	GND	E13	IO25PDB0V3	F23	IO61NDB2V0
D4	VMV7	E14	IO29PDB0V3	F24	IO66PDB2V1
D5	IO221NDB7V3	E15	IO33PDB1V0	F25	IO66NDB2V1
D6	GAC0/IO02NDB0V0	E16	IO40NDB1V1	F26	IO68NDB2V1
D7	GAC1/IO02PDB0V0	E17	IO43PDB1V1	G1	IO203NPB7V1
D8	IO05NDB0V0	E18	IO47NDB1V1	G2	IO207NDB7V2
D9	IO08PDB0V1	E19	IO54NDB1V3	G3	IO207PDB7V2
D10	IO12NDB0V1	E20	IO52NDB1V2	G4	IO216NDB7V3
D11	IO18NDB0V2	E21	IO52PDB1V2	G5	IO216PDB7V3
D12	IO17NDB0V2	E22	VCCPLB	G6	VCOMPLA
D13	IO25NDB0V3	E23	GBA1/IO57PPB1V3	G7	VMV0
D14	IO29NDB0V3	E24	IO63PDB2V0	G8	VCC
D15	IO33NDB1V0	E25	IO63NDB2V0	G9	IO03NDB0V0
D16	IO40PDB1V1	E26	IO68PDB2V1	G10	IO13NDB0V1
D17	IO43NDB1V1	F1	IO212NDB7V2	G11	IO15NDB0V1
D18	IO47PDB1V1	F2	IO203PPB7V1	G12	IO19NDB0V2



FG896			FG896	FG896		
Pin Number	A3PE3000 Function	Pin Number	A3PE3000 Function	Pin Number	A3PE3000 Function	
M23	IO104PPB2V2	N29	IO107PDB2V3	R5	GFB0/IO274NPB7V0	
M24	IO102PDB2V2	N30	IO107NDB2V3	R6	IO271NDB6V4	
M25	IO102NDB2V2	P1	IO276NDB7V0	R7	GFB2/IO271PDB6V4	
M26	IO95PDB2V1	P2	IO278NDB7V0	R8	IO269PDB6V4	
M27	IO97NDB2V1	P3	IO280NDB7V0	R9	IO269NDB6V4	
M28	IO101NDB2V2	P4	IO284NDB7V1	R10	VCCIB7	
M29	IO103NDB2V2	P5	IO279NDB7V0	R11	VCC	
M30	IO119PDB3V0	P6	GFC1/IO275PDB7V0	R12	GND	
N1	IO276PDB7V0	P7	GFC0/IO275NDB7V0	R13	GND	
N2	IO278PDB7V0	P8	IO277PDB7V0	R14	GND	
N3	IO280PDB7V0	P9	IO277NDB7V0	R15	GND	
N4	IO284PDB7V1	P10	VCCIB7	R16	GND	
N5	IO279PDB7V0	P11	VCC	R17	GND	
N6	IO285NDB7V1	P12	GND	R18	GND	
N7	IO287NDB7V1	P13	GND	R19	GND	
N8	IO281NDB7V0	P14	GND	R20	VCC	
N9	IO281PDB7V0	P15	GND	R21	VCCIB2	
N10	VCCIB7	P16	GND	R22	GCC0/IO112NDB2V3	
N11	VCC	P17	GND	R23	GCB2/IO116PDB3V0	
N12	GND	P18	GND	R24	IO118PDB3V0	
N13	GND	P19	GND	R25	IO111PPB2V3	
N14	GND	P20	VCC	R26	IO122PPB3V1	
N15	GND	P21	VCCIB2	R27	GCA0/IO114NPB3V0	
N16	GND	P22	GCC1/IO112PDB2V3	R28	VCOMPLC	
N17	GND	P23	IO110PDB2V3	R29	GCB1/IO113PPB2V3	
N18	GND	P24	IO110NDB2V3	R30	IO115NPB3V0	
N19	GND	P25	IO109PPB2V3	T1	IO270NDB6V4	
N20	VCC	P26	IO111NPB2V3	T2	VCCPLF	
N21	VCCIB2	P27	IO105PDB2V2	Т3	GFA2/IO272PPB6V4	
N22	IO106NDB2V3	P28	IO105NDB2V2	T4	GFA1/IO273PDB6V4	
N23	IO106PDB2V3	P29	GCC2/IO117PDB3V0	T5	IO272NPB6V4	
N24	IO108PDB2V3	P30	IO117NDB3V0	Т6	IO267NDB6V4	
N25	IO108NDB2V3	R1	GFC2/IO270PDB6V4	T7	IO267PDB6V4	
N26	IO95NDB2V1	R2	GFB1/IO274PPB7V0	Т8	IO265PDB6V3	
N27	IO99NDB2V2	R3	VCOMPLF	Т9	IO263PDB6V3	
N28	IO99PDB2V2	R4	GFA0/IO273NDB6V4	T10	VCCIB6	



Datasheet Information

Revision	Changes	Page					
Revision 11 (August 2012)	Added a Note stating "VMV pins must be connected to the corresponding VCCI pins. See the "VMVx I/O Supply Voltage (quiet)" section on page 3-1 for further information." to Table 2-1 • Absolute Maximum Ratings and Table 2-2 • Recommended Operating Conditions <sup>1</sup> (SAR 38322).						
	The drive strength, IOL, and IOH value for 3.3 V GTL and 2.5 V GTL was changed from 25 mA to 20 mA in the following tables (SAR 31924):						
	"Summary of Maximum and Minimum DC Input and Output Levels" table	2-16					
	"Summary of I/O Timing Characteristics—Software Default Settings" table	2-19					
	"I/O Output Buffer Maximum Resistances <sup>1</sup> " table	2-20					
	"Minimum and Maximum DC Input and Output Levels" table)	2-39					
	"Minimum and Maximum DC Input and Output Levels" table	2-40					
	Also added note stating "Output drive strength is below JEDEC specification" for Tables 2-17 and 2-19.						
	Additionally, the IOL and IOH values for 3.3 V GTL+ and 2.5 V GTL+ were corrected from 51 to 35 (for 3.3 V GTL+) and from 40 to 33 (for 2.5 V GTL+) in table Table 2-13 (SAR 39714).						
	"Duration of Short Circuit Event Before Failure" table was revised to change the maximum temperature from 110°C to 100°C, with an example of six months instead of three months (SAR 37934).						
	The following sentence was deleted from the "2.5 V LVCMOS" section (SAR 34796):						
	"It uses a 5 V–tolerant input buffer and push-pull output buffer." This change was made in revision 10 and omitted from the change table in error.						
Revision 11 (continued)	Figure 2-11 was updated to match tables in the "Summary of I/O Timing Characteristics – Default I/O Software Settings" section (SAR 34889).	2-38					
	In Table 2-81 VIL and VIH were revised so that the maximum is 3.6 V for all listed values of VCCI (SAR 37222).	2-52					
	Figure 2-47and Figure 2-48 are new (SAR 34848).	2-79					
	The following sentence was removed from the "VMVx I/O Supply Voltage (quiet)" section in the "Pin Descriptions and Packaging" chapter: "Within the package, the VMV plane is decoupled from the simultaneous switching noise originating from the output buffer VCCI domain" and replaced with "Within the package, the VMV plane biases the input stage of the I/Os in the I/O banks" (SAR 38322). The datasheet mentions that "VMV pins must be connected to the corresponding VCCI pins" for an ESD enhancement.	3-1					



Datasheet Information

Revision	Changes	Page					
Revision 10 (continued)	"TBD" for 3.3 V LVCMOS Wide Range in Table 2-19 • I/O Output Buffer Maximum Resistances <sup>1</sup> and Table 2-21 • I/O Short Currents IOSH/IOSL was replaced by "Same as regular 3.3 V LVCMOS" (SAR 33853).	2-20, 2-27					
	3.3 V LVCMOS Wide Range information was separated from regular 3.3 V LVCMOS and placed into its own new section, "3.3 V LVCMOS Wide Range". Values of IOSH and IOSL were added in Table 2-29 • Minimum and Maximum DC Input and Output Levels (SAR 33853).						
	The formulas in the table notes for Table 2-20 • I/O Weak Pull-Up/Pull-Down Resistances were corrected (SAR 34755).						
	The AC Loading figures in the "Single-Ended I/O Characteristics" section were updated to match tables in the "Summary of I/O Timing Characteristics – Default I/O Software Settings" section (SAR 34889).	2-24					
	The titles and subtitles for Table 2-31 • 3.3 V LVCMOS Wide Range High Slew and Table 2-32 • 3.3 V LVCMOS Wide Range Low Slew were corrected (SAR 37227).						
	ne following notes were removed from Table 2-78 • LVDS Minimum and aximum DC Input and Output Levels (SAR 34812): 5%						
	Differential input voltage = ±350 mV						
	Minimum pulse width High and Low values were added to the tables in the "Global Tree Timing Characteristics" section. The maximum frequency for global clock parameter was removed from these tables because a frequency on the global is only an indication of what the global network can do. There are other limiters such as the SRAM, I/Os, and PLL. SmartTime software should be used to determine the design frequency (SAR 36957).	2-68					
	A note was added to Table 2-98 • ProASIC3E CCC/PLL Specification indicating that when the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available (SAR 34824).	2-70					
	The following figures were deleted. Reference was made to a new application note, <i>Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs</i> , which covers these cases in detail (SAR 34872).	2-74, 2-75, 2-79,					
	Figure 2-44 • Write Access after Write onto Same Address	2-82					
	Figure 2-45 • Read Access after Write onto Same Address						
	Figure 2-46 • Write Access after Read onto Same Address						
	Characteristics" tables, Figure 2-49 • FIFO Reset, and the FIFO "Timing Characteristics" tables were revised to ensure consistency with the software names (SAR 35750).						
	The "Pin Descriptions and Packaging" chapter is new (SAR 34771).	3-1					
	Package names used in the "Package Pin Assignments" section were revised to match standards given in <i>Package Mechanical Drawings</i> (SAR 34771).	4-1					
	Pin E6 for the FG256 package was corrected from VvB0 to VCCIB0 (SARs 30364, 31597, 26243).	4-9					
July 2010	The versioning system for datasheets has been changed. Datasheets are assigned a revision number that increments each time the datasheet is revised. The "ProASIC3E Device Status" table on page II indicates the status for each device in the device family.	N/A					