




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                       |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                                |
| Number of LABs/CLBs            | -                                                                                                                                                                     |
| Number of Logic Elements/Cells | -                                                                                                                                                                     |
| Total RAM Bits                 | 516096                                                                                                                                                                |
| Number of I/O                  | 620                                                                                                                                                                   |
| Number of Gates                | 3000000                                                                                                                                                               |
| Voltage - Supply               | 1.425V ~ 1.575V                                                                                                                                                       |
| Mounting Type                  | Surface Mount                                                                                                                                                         |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                                                    |
| Package / Case                 | 896-BGA                                                                                                                                                               |
| Supplier Device Package        | 896-FBGA (31x31)                                                                                                                                                      |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m1a3pe3000-fg896i">https://www.e-xfl.com/product-detail/microchip-technology/m1a3pe3000-fg896i</a> |

---

# Table of Contents

---

## ProASIC3E Device Family Overview

|                           |     |
|---------------------------|-----|
| General Description ..... | 1-1 |
|---------------------------|-----|

## ProASIC3E DC and Switching Characteristics

|                                              |      |
|----------------------------------------------|------|
| General Specifications .....                 | 2-1  |
| Calculating Power Dissipation .....          | 2-6  |
| User I/O Characteristics .....               | 2-12 |
| VersaTile Characteristics .....              | 2-64 |
| Global Resource Characteristics .....        | 2-68 |
| Clock Conditioning Circuits .....            | 2-70 |
| Embedded SRAM and FIFO Characteristics ..... | 2-72 |

## Pin Descriptions and Packaging

|                                |     |
|--------------------------------|-----|
| Supply Pins .....              | 3-1 |
| User-Defined Supply Pins ..... | 3-2 |
| User Pins .....                | 3-2 |
| JTAG Pins .....                | 3-3 |
| Special Function Pins .....    | 3-4 |
| Packaging .....                | 3-4 |
| Related Documents .....        | 3-4 |

## Package Pin Assignments

|             |      |
|-------------|------|
| PQ208 ..... | 4-1  |
| FG256 ..... | 4-8  |
| FG324 ..... | 4-12 |
| FG484 ..... | 4-16 |
| FG676 ..... | 4-32 |
| FG896 ..... | 4-40 |

## Datasheet Information

|                                                                               |      |
|-------------------------------------------------------------------------------|------|
| List of Changes .....                                                         | 5-1  |
| Datasheet Categories .....                                                    | 5-12 |
| Safety Critical, Life Support, and High-Reliability Applications Policy ..... | 5-12 |

**Specify I/O States During Programming**

Load from file... Save to file... ☐ Show BSR Details

|  | Port Name  | Macro Cell            | Pin Number | I/O State (Output Only) |
|--|------------|-----------------------|------------|-------------------------|
|  | BIST       | ADLIB:INBUF           | T2         | 1                       |
|  | BYPASS_IO  | ADLIB:INBUF           | K1         | 1                       |
|  | CLK        | ADLIB:INBUF           | B1         | 1                       |
|  | ENOUT      | ADLIB:INBUF           | J16        | 1                       |
|  | LED        | ADLIB:OUTBUF          | M3         | 0                       |
|  | MONITOR[0] | ADLIB:OUTBUF          | B5         | 0                       |
|  | MONITOR[1] | ADLIB:OUTBUF          | C7         | Z                       |
|  | MONITOR[2] | ADLIB:OUTBUF          | D9         | Z                       |
|  | MONITOR[3] | ADLIB:OUTBUF          | D7         | Z                       |
|  | MONITOR[4] | ADLIB:OUTBUF          | A11        | Z                       |
|  | OEa        | ADLIB:INBUF           | E4         | Z                       |
|  | OEb        | ADLIB:INBUF           | F1         | Z                       |
|  | OSC_EN     | ADLIB:INBUF           | K3         | Z                       |
|  | PAD[10]    | ADLIB:BIBUF_LVCMOS33U | M8         | Z                       |
|  | PAD[11]    | ADLIB:BIBUF_LVCMOS33D | R7         | Z                       |
|  | PAD[12]    | ADLIB:BIBUF_LVCMOS33U | D11        | Z                       |
|  | PAD[13]    | ADLIB:BIBUF_LVCMOS33D | C12        | Z                       |
|  | PAD[14]    | ADLIB:BIBUF_LVCMOS33U | R6         | Z                       |

Help OK Cancel

**Figure 1-3 • I/O States During Programming Window**

- Click OK to return to the FlashPoint – Programming File Generator window.  
I/O States during programming are saved to the ADB and resulting programming files after completing programming file generation.

## Thermal Characteristics

### Introduction

The temperature variable in Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because dynamic and static power consumption cause the chip junction to be higher than the ambient temperature.

EQ 1 can be used to calculate junction temperature.

$$T_J = \text{Junction Temperature} = \Delta T + T_A$$

EQ 1

where:

$T_A$  = Ambient Temperature

$\Delta T$  = Temperature gradient between junction (silicon) and ambient  $\Delta T = \theta_{ja} * P$

$\theta_{ja}$  = Junction-to-ambient of the package.  $\theta_{ja}$  numbers are located in Table 2-5.

P = Power dissipation

### Package Thermal Characteristics

The device junction-to-case thermal resistivity is  $\theta_{jc}$  and the junction-to-ambient air thermal resistivity is  $\theta_{ja}$ . The thermal characteristics for  $\theta_{ja}$  are shown for two air flow rates. The absolute maximum junction temperature is 110°C. EQ 2 shows a sample calculation of the absolute maximum power dissipation allowed for an 896-pin FBGA package at commercial temperature and in still air.

$$\text{Maximum Power Allowed} = \frac{\text{Max. junction temp. (}^\circ\text{C)} - \text{Max. ambient temp. (}^\circ\text{C)}}{\theta_{ja} (^\circ\text{C/W)}} = \frac{110^\circ\text{C} - 70^\circ\text{C}}{13.6^\circ\text{C/W}} = 5.88 \text{ W}$$

EQ 2

**Table 2-5 • Package Thermal Resistivities**

| Package Type                                                             | Pin Count | $\theta_{jc}$ | $\theta_{ja}$ |              |              | Units |
|--------------------------------------------------------------------------|-----------|---------------|---------------|--------------|--------------|-------|
|                                                                          |           |               | Still Air     | 200 ft./min. | 500 ft./min. |       |
| Plastic Quad Flat Package (PQFP)                                         | 208       | 8.0           | 26.1          | 22.5         | 20.8         | C/W   |
| Plastic Quad Flat Package (PQFP) with embedded heat spreader in A3PE3000 | 208       | 3.8           | 16.2          | 13.3         | 11.9         | C/W   |
| Fine Pitch Ball Grid Array (FBGA)                                        | 256       | 3.8           | 26.9          | 22.8         | 21.5         | C/W   |
|                                                                          | 484       | 3.2           | 20.5          | 17.0         | 15.9         | C/W   |
|                                                                          | 676       | 3.2           | 16.4          | 13.0         | 12.0         | C/W   |
|                                                                          | 896       | 2.4           | 13.6          | 10.4         | 9.4          | C/W   |

### Temperature and Voltage Derating Factors

**Table 2-6 • Temperature and Voltage Derating Factors for Timing Delays**  
(normalized to  $T_J = 70^\circ\text{C}$ , VCC = 1.425 V)

| Array Voltage<br>VCC (V) | Junction Temperature ( $^\circ\text{C}$ ) |                   |                    |                    |                    |                     |
|--------------------------|-------------------------------------------|-------------------|--------------------|--------------------|--------------------|---------------------|
|                          | $-40^\circ\text{C}$                       | $0^\circ\text{C}$ | $25^\circ\text{C}$ | $70^\circ\text{C}$ | $85^\circ\text{C}$ | $100^\circ\text{C}$ |
| 1.425                    | 0.87                                      | 0.92              | 0.95               | 1.00               | 1.02               | 1.04                |
| 1.500                    | 0.83                                      | 0.88              | 0.90               | 0.95               | 0.97               | 0.98                |
| 1.575                    | 0.80                                      | 0.85              | 0.87               | 0.92               | 0.93               | 0.95                |



## Overview of I/O Performance

### Summary of I/O DC Input and Output Levels – Default I/O Software Settings

**Table 2-13 • Summary of Maximum and Minimum DC Input and Output Levels**  
 Applicable to Commercial and Industrial Conditions

| I/O Standard                 | Drive Strength          | Equivalent Software Default Drive Strength Option <sup>1</sup> | Slew Rate | VIL    |             | VIH         |        | VOL         | VOH         | IOL <sup>3</sup> | IOH <sup>3</sup> |
|------------------------------|-------------------------|----------------------------------------------------------------|-----------|--------|-------------|-------------|--------|-------------|-------------|------------------|------------------|
|                              |                         |                                                                |           | Min. V | Max. V      | Min. V      | Max. V | Max. V      | Min. V      | mA               | mA               |
| 3.3 V LVTTTL / 3.3 V LVC MOS | 12 mA                   | 12 mA                                                          | High      | –0.3   | 0.8         | 2           | 3.6    | 0.4         | 2.4         | 12               | 12               |
| 3.3 V LVC MOS Wide Range     | 100 $\mu$ A             | 12 mA                                                          | High      | –0.3   | 0.8         | 2           | 3.6    | 0.2         | VCCI – 0.2  | 0.1              | 0.1              |
| 2.5 V LVC MOS                | 12 mA                   | 12 mA                                                          | High      | –0.3   | 0.7         | 1.7         | 3.6    | 0.7         | 1.7         | 12               | 12               |
| 1.8 V LVC MOS                | 12 mA                   | 12 mA                                                          | High      | –0.3   | 0.35 * VCCI | 0.65 * VCCI | 3.6    | 0.45        | VCCI – 0.45 | 12               | 12               |
| 1.5 V LVC MOS                | 12 mA                   | 12 mA                                                          | High      | –0.3   | 0.30 * VCCI | 0.7 * VCCI  | 3.6    | 0.25 * VCCI | 0.75 * VCCI | 12               | 12               |
| 3.3 V PCI                    | Per PCI Specification   |                                                                |           |        |             |             |        |             |             |                  |                  |
| 3.3 V PCI-X                  | Per PCI-X Specification |                                                                |           |        |             |             |        |             |             |                  |                  |
| 3.3 V GTL                    | 20 mA <sup>2</sup>      | 20 mA <sup>2</sup>                                             | High      | –0.3   | VREF – 0.05 | VREF + 0.05 | 3.6    | 0.4         | –           | 20               | 20               |
| 2.5 V GTL                    | 20 mA <sup>2</sup>      | 20 mA <sup>2</sup>                                             | High      | –0.3   | VREF – 0.05 | VREF + 0.05 | 3.6    | 0.4         | –           | 20               | 20               |
| 3.3 V GTL+                   | 35 mA                   | 35 mA                                                          | High      | –0.3   | VREF – 0.1  | VREF + 0.1  | 3.6    | 0.6         | –           | 35               | 35               |
| 2.5 V GTL+                   | 33 mA                   | 33 mA                                                          | High      | –0.3   | VREF – 0.1  | VREF + 0.1  | 3.6    | 0.6         | –           | 33               | 33               |
| HSTL (I)                     | 8 mA                    | 8 mA                                                           | High      | –0.3   | VREF – 0.1  | VREF + 0.1  | 3.6    | 0.4         | VCCI – 0.4  | 8                | 8                |
| HSTL (II)                    | 15 mA <sup>2</sup>      | 15 mA <sup>2</sup>                                             | High      | –0.3   | VREF – 0.1  | VREF + 0.1  | 3.6    | 0.4         | VCCI – 0.4  | 15               | 15               |
| SSTL2 (I)                    | 15 mA                   | 15 mA                                                          | High      | –0.3   | VREF – 0.2  | VREF + 0.2  | 3.6    | 0.54        | VCCI – 0.62 | 15               | 15               |
| SSTL2 (II)                   | 18 mA                   | 18 mA                                                          | High      | –0.3   | VREF – 0.2  | VREF + 0.2  | 3.6    | 0.35        | VCCI – 0.43 | 18               | 18               |
| SSTL3 (I)                    | 14 mA                   | 14 mA                                                          | High      | –0.3   | VREF – 0.2  | VREF + 0.2  | 3.6    | 0.7         | VCCI – 1.1  | 14               | 14               |
| SSTL3 (II)                   | 21 mA                   | 21 mA                                                          | High      | –0.3   | VREF – 0.2  | VREF + 0.2  | 3.6    | 0.5         | VCCI – 0.9  | 21               | 21               |

#### Notes:

1. The minimum drive strength for any LVC MOS 3.3 V software configuration when run in wide range is  $\pm 100 \mu$ A. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. Output drive strength is below JEDEC specification.
3. Currents are measured at 85°C junction temperature.
4. Output Slew Rates can be extracted from [IBIS Models](http://www.microsemi.com/index.php?option=com_content&id=1671&lang=en&view=article), located at [http://www.microsemi.com/index.php?option=com\\_content&id=1671&lang=en&view=article](http://www.microsemi.com/index.php?option=com_content&id=1671&lang=en&view=article).

**Table 2-19 • I/O Output Buffer Maximum Resistances<sup>1</sup> (continued)**

| Standard   | Drive Strength     | R <sub>PULL-DOWN</sub> (Ω) <sup>2</sup> | R <sub>PULL-UP</sub> (Ω) <sup>3</sup> |
|------------|--------------------|-----------------------------------------|---------------------------------------|
| 3.3 V GTL+ | 35 mA              | 12                                      | –                                     |
| 2.5 V GTL+ | 33 mA              | 15                                      | –                                     |
| HSTL (I)   | 8 mA               | 50                                      | 50                                    |
| HSTL (II)  | 15 mA <sup>4</sup> | 25                                      | 25                                    |
| SSTL2 (I)  | 15 mA              | 27                                      | 31                                    |
| SSTL2 (II) | 18 mA              | 13                                      | 15                                    |
| SSTL3 (I)  | 14 mA              | 44                                      | 69                                    |
| SSTL3 (II) | 21 mA              | 18                                      | 32                                    |

**Notes:**

1. These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on VCCI, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website at [www.microsemi.com/index.php?option=com\\_content&id=1671&lang=en&view=article](http://www.microsemi.com/index.php?option=com_content&id=1671&lang=en&view=article).
2.  $R_{(PULL-DOWN-MAX)} = (VOL_{spec}) / IOL_{spec}$
3.  $R_{(PULL-UP-MAX)} = (VCCI_{max} - VOH_{spec}) / IOH_{spec}$
4. Output drive strength is below JEDEC specification.

**Table 2-20 • I/O Weak Pull-Up/Pull-Down Resistances**  
**Minimum and Maximum Weak Pull-Up/Pull-Down Resistance Values**

| VCCI                    | R <sub>(WEAK PULL-UP)</sub> <sup>1</sup><br>(Ω) |      | R <sub>(WEAK PULL-DOWN)</sub> <sup>2</sup><br>(Ω) |       |
|-------------------------|-------------------------------------------------|------|---------------------------------------------------|-------|
|                         | Min.                                            | Max. | Min.                                              | Max.  |
| 3.3 V                   | 10 k                                            | 45 k | 10 k                                              | 45 k  |
| 3.3 V (Wide Range I/Os) | 10 k                                            | 45 k | 10 k                                              | 45 k  |
| 2.5 V                   | 11 k                                            | 55 k | 12 k                                              | 74 k  |
| 1.8 V                   | 18 k                                            | 70 k | 17 k                                              | 110 k |
| 1.5 V                   | 19 k                                            | 90 k | 19 k                                              | 140 k |

**Notes:**

1.  $R_{(WEAK PULL-UP-MAX)} = (VCCI_{max} - VOH_{spec}) / I_{(WEAK PULL-UP-MIN)}$
2.  $R_{(WEAK PULL-DOWN-MAX)} = (VOL_{spec}) / I_{(WEAK PULL-DOWN-MIN)}$

## 2.5 V LVCMOS


Low-Voltage CMOS for 2.5 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 2.5 V applications.

**Table 2-33 • Minimum and Maximum DC Input and Output Levels**

| 2.5 V LVCMOS   | VIL    |        | VIH    |        | VOL    | VOH    | IOL | IOH | IOSL                 | IOSH                 | IIL <sup>1</sup> | IIH <sup>2</sup> |
|----------------|--------|--------|--------|--------|--------|--------|-----|-----|----------------------|----------------------|------------------|------------------|
| Drive Strength | Min. V | Max. V | Min. V | Max. V | Max. V | Min. V | mA  | mA  | Max. mA <sup>3</sup> | Max. mA <sup>3</sup> | μA <sup>4</sup>  | μA <sup>4</sup>  |
| 4 mA           | −0.3   | 0.7    | 1.7    | 3.6    | 0.7    | 1.7    | 4   | 4   | 18                   | 16                   | 10               | 10               |
| 8 mA           | −0.3   | 0.7    | 1.7    | 3.6    | 0.7    | 1.7    | 8   | 8   | 37                   | 32                   | 10               | 10               |
| 12 mA          | −0.3   | 0.7    | 1.7    | 3.6    | 0.7    | 1.7    | 12  | 12  | 74                   | 65                   | 10               | 10               |
| 16 mA          | −0.3   | 0.7    | 1.7    | 3.6    | 0.7    | 1.7    | 16  | 16  | 87                   | 83                   | 10               | 10               |
| 24 mA          | −0.3   | 0.7    | 1.7    | 3.6    | 0.7    | 1.7    | 24  | 24  | 124                  | 169                  | 10               | 10               |

**Notes:**

1. IIL is the input leakage current per I/O pin over recommended operation conditions where  $-0.3\text{ V} < V_{IN} < V_{IL}$ .
2. IIH is the input leakage current per I/O pin over recommended operating conditions  $V_{IH} < V_{IN} < V_{CCI}$ . Input current is larger when operating outside recommended ranges.
3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
4. Currents are measured at 85°C junction temperature.
5. Software default selection highlighted in gray.



**Figure 2-8 • AC Loading**

**Table 2-34 • AC Waveforms, Measuring Points, and Capacitive Loads**

| Input Low (V) | Input High (V) | Measuring Point* (V) | VREF (typ.) (V) | C <sub>LOAD</sub> (pF) |
|---------------|----------------|----------------------|-----------------|------------------------|
| 0             | 2.5            | 1.2                  | —               | 35                     |

**Note:** \*Measuring point = Vtrip. See [Table 2-15 on page 2-18](#) for a complete table of trip points.

**Table 2-36 • 2.5 V LVCMOS Low Slew**

Commercial-Case Conditions:  $T_J = 70^{\circ}\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$ , Worst-Case  $V_{CCI} = 2.3\text{ V}$ 

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{PYS}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|-----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 4 mA           | Std.        | 0.66       | 12.00    | 0.04      | 1.51     | 1.66      | 0.43       | 12.23    | 11.61    | 2.72     | 2.20     | 14.46     | 13.85     | ns    |
|                | –1          | 0.56       | 10.21    | 0.04      | 1.29     | 1.41      | 0.36       | 10.40    | 9.88     | 2.31     | 1.87     | 12.30     | 11.78     | ns    |
|                | –2          | 0.49       | 8.96     | 0.03      | 1.13     | 1.24      | 0.32       | 9.13     | 8.67     | 2.03     | 1.64     | 10.80     | 10.34     | ns    |
| 8 mA           | Std.        | 0.66       | 8.73     | 0.04      | 1.51     | 1.66      | 0.43       | 8.89     | 8.01     | 3.10     | 2.93     | 11.13     | 10.25     | ns    |
|                | –1          | 0.56       | 7.43     | 0.04      | 1.29     | 1.41      | 0.36       | 7.57     | 6.82     | 2.64     | 2.49     | 9.47      | 8.72      | ns    |
|                | –2          | 0.49       | 6.52     | 0.03      | 1.13     | 1.24      | 0.32       | 6.64     | 5.98     | 2.32     | 2.19     | 8.31      | 7.65      | ns    |
| 12 mA          | Std.        | 0.66       | 6.77     | 0.04      | 1.51     | 1.66      | 0.43       | 6.90     | 6.11     | 3.37     | 3.39     | 9.14      | 8.34      | ns    |
|                | –1          | 0.56       | 5.76     | 0.04      | 1.29     | 1.41      | 0.36       | 5.87     | 5.20     | 2.86     | 2.89     | 7.77      | 7.10      | ns    |
|                | –2          | 0.49       | 5.06     | 0.03      | 1.13     | 1.24      | 0.32       | 5.15     | 4.56     | 2.51     | 2.53     | 6.82      | 6.23      | ns    |
| 16 mA          | Std.        | 0.66       | 6.31     | 0.04      | 1.51     | 1.66      | 0.43       | 6.42     | 5.73     | 3.42     | 3.52     | 8.66      | 7.96      | ns    |
|                | –1          | 0.56       | 5.37     | 0.04      | 1.29     | 1.41      | 0.36       | 5.46     | 4.87     | 2.91     | 3.00     | 7.37      | 6.77      | ns    |
|                | –2          | 0.49       | 4.71     | 0.03      | 1.13     | 1.24      | 0.32       | 4.80     | 4.28     | 2.56     | 2.63     | 6.47      | 5.95      | ns    |
| 24 mA          | Std.        | 0.66       | 5.93     | 0.04      | 1.51     | 1.66      | 0.43       | 6.04     | 5.70     | 3.49     | 4.00     | 8.28      | 7.94      | ns    |
|                | –1          | 0.56       | 5.05     | 0.04      | 1.29     | 1.41      | 0.36       | 5.14     | 4.85     | 2.97     | 3.40     | 7.04      | 6.75      | ns    |
|                | –2          | 0.49       | 4.43     | 0.03      | 1.13     | 1.24      | 0.32       | 4.51     | 4.26     | 2.61     | 2.99     | 6.18      | 5.93      | ns    |

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-5](#) for derating values.

### Timing Characteristics

**Table 2-39 • 1.8 V LVCMOS High Slew**

Commercial-Case Conditions:  $T_J = 70^{\circ}\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$ , Worst-Case  $V_{CCI} = 1.7\text{ V}$ 

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{PYS}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|-----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | Std.        | 0.66       | 12.10    | 0.04      | 1.45     | 1.91      | 0.43       | 9.59     | 12.10    | 2.78     | 1.64     | 11.83     | 14.34     | ns    |
|                | –1          | 0.56       | 10.30    | 0.04      | 1.23     | 1.62      | 0.36       | 8.16     | 10.30    | 2.37     | 1.39     | 10.06     | 12.20     | ns    |
|                | –2          | 0.49       | 9.04     | 0.03      | 1.08     | 1.42      | 0.32       | 7.16     | 9.04     | 2.08     | 1.22     | 8.83      | 10.71     | ns    |
| 4 mA           | Std.        | 0.66       | 7.05     | 0.04      | 1.45     | 1.91      | 0.43       | 6.20     | 7.05     | 3.25     | 2.86     | 8.44      | 9.29      | ns    |
|                | –1          | 0.56       | 6.00     | 0.04      | 1.23     | 1.62      | 0.36       | 5.28     | 6.00     | 2.76     | 2.44     | 7.18      | 7.90      | ns    |
|                | –2          | 0.49       | 5.27     | 0.03      | 1.08     | 1.42      | 0.32       | 4.63     | 5.27     | 2.43     | 2.14     | 6.30      | 6.94      | ns    |
| 6 mA           | Std.        | 0.66       | 4.52     | 0.04      | 1.45     | 1.91      | 0.43       | 4.47     | 4.52     | 3.57     | 3.47     | 6.70      | 6.76      | ns    |
|                | –1          | 0.56       | 3.85     | 0.04      | 1.23     | 1.62      | 0.36       | 3.80     | 3.85     | 3.04     | 2.95     | 5.70      | 5.75      | ns    |
|                | –2          | 0.49       | 3.38     | 0.03      | 1.08     | 1.42      | 0.32       | 3.33     | 3.38     | 2.66     | 2.59     | 5.00      | 5.05      | ns    |
| 8 mA           | Std.        | 0.66       | 4.12     | 0.04      | 1.45     | 1.91      | 0.43       | 4.20     | 3.99     | 3.63     | 3.62     | 6.43      | 6.23      | ns    |
|                | –1          | 0.56       | 3.51     | 0.04      | 1.23     | 1.62      | 0.36       | 3.57     | 3.40     | 3.09     | 3.08     | 5.47      | 5.30      | ns    |
|                | –2          | 0.49       | 3.08     | 0.03      | 1.08     | 1.42      | 0.32       | 3.14     | 2.98     | 2.71     | 2.71     | 4.81      | 4.65      | ns    |
| 12 mA          | Std.        | 0.66       | 3.80     | 0.04      | 1.45     | 1.91      | 0.43       | 3.87     | 3.09     | 3.73     | 4.24     | 6.10      | 5.32      | ns    |
|                | –1          | 0.56       | 3.23     | 0.04      | 1.23     | 1.62      | 0.36       | 3.29     | 2.63     | 3.18     | 3.60     | 5.19      | 4.53      | ns    |
|                | –2          | 0.49       | 2.83     | 0.03      | 1.08     | 1.42      | 0.32       | 2.89     | 2.31     | 2.79     | 3.16     | 4.56      | 3.98      | ns    |
| 16 mA          | Std.        | 0.66       | 3.80     | 0.04      | 1.45     | 1.91      | 0.43       | 3.87     | 3.09     | 3.73     | 4.24     | 6.10      | 5.32      | ns    |
|                | –1          | 0.56       | 3.23     | 0.04      | 1.23     | 1.62      | 0.36       | 3.29     | 2.63     | 3.18     | 3.60     | 5.19      | 4.53      | ns    |
|                | –2          | 0.49       | 2.83     | 0.03      | 1.08     | 1.42      | 0.32       | 2.89     | 2.31     | 2.79     | 3.16     | 4.56      | 3.98      | ns    |

#### Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-5](#) for derating values.

## Timing Characteristics

**Table 2-80 • LVDS**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$ , Worst-Case  $V_{CCI} = 2.3\text{ V}$


| Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | Units |
|-------------|------------|----------|-----------|----------|-------|
| Std.        | 0.66       | 1.87     | 0.04      | 1.82     | ns    |
| -1          | 0.56       | 1.59     | 0.04      | 1.55     | ns    |
| -2          | 0.49       | 1.40     | 0.03      | 1.36     | ns    |

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-5](#) for derating values.


## B-LVDS/M-LVDS

Bus LVDS (B-LVDS) and Multipoint LVDS (M-LVDS) specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers. Microsemi LVDS drivers provide the higher drive current required by B-LVDS and M-LVDS to accommodate the loading. The drivers require series terminations for better signal quality and to control voltage swing. Termination is also required at both ends of the bus since the driver can be located anywhere on the bus. These configurations can be implemented using the TRIBUF\_LVDS and BIBUF\_LVDS macros along with appropriate terminations. Multipoint designs using Microsemi LVDS macros can achieve up to 200 MHz with a maximum of 20 loads. A sample application is given in [Figure 2-23](#). The input and output buffer delays are available in the LVDS section in [Table 2-80](#).

Example: For a bus consisting of 20 equidistant loads, the following terminations provide the required differential voltage, in worst-case Industrial operating conditions, at the farthest receiver:  $R_S = 60\ \Omega$  and  $R_T = 70\ \Omega$ , given  $Z_0 = 50\ \Omega$  (2") and  $Z_{stub} = 50\ \Omega$  (~1.5").



**Figure 2-23 • B-LVDS/M-LVDS Multipoint Application Using LVDS I/O Buffers**



**Figure 2-31 • Input DDR Timing Diagram**


### Timing Characteristics

**Table 2-90 • Input DDR Propagation Delays**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$

| Parameter               | Description                                          | -2   | -1   | Std. | Units |
|-------------------------|------------------------------------------------------|------|------|------|-------|
| $t_{\text{DDRICKQ1}}$   | Clock-to-Out Out_QR for Input DDR                    | 0.39 | 0.44 | 0.52 | ns    |
| $t_{\text{DDRICKQ2}}$   | Clock-to-Out Out_QF for Input DDR                    | 0.27 | 0.31 | 0.37 | ns    |
| $t_{\text{DDRISUD}}$    | Data Setup for Input DDR                             | 0.28 | 0.32 | 0.38 | ns    |
| $t_{\text{DDRIHD}}$     | Data Hold for Input DDR                              | 0.00 | 0.00 | 0.00 | ns    |
| $t_{\text{DDRICKR2Q1}}$ | Asynchronous Clear to Out Out_QR for Input DDR       | 0.57 | 0.65 | 0.76 | ns    |
| $t_{\text{DDRICKR2Q2}}$ | Asynchronous Clear to Out Out_QF for Input DDR       | 0.46 | 0.53 | 0.62 | ns    |
| $t_{\text{DDRIMCLR}}$   | Asynchronous Clear Removal Time for Input DDR        | 0.00 | 0.00 | 0.00 | ns    |
| $t_{\text{DDRIMCCLR}}$  | Asynchronous Clear Recovery Time for Input DDR       | 0.22 | 0.25 | 0.30 | ns    |
| $t_{\text{DDRIMWCLR}}$  | Asynchronous Clear Minimum Pulse Width for Input DDR | 0.22 | 0.25 | 0.30 | ns    |
| $t_{\text{DDRICKMPWH}}$ | Clock Minimum Pulse Width High for Input DDR         | 0.36 | 0.41 | 0.48 | ns    |
| $t_{\text{DDRICKMPWL}}$ | Clock Minimum Pulse Width Low for Input DDR          | 0.32 | 0.37 | 0.43 | ns    |
| $F_{\text{DDRIMAX}}$    | Maximum Frequency for Input DDR                      | 1404 | 1232 | 1048 | MHz   |

**Note:** For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-5](#) for derating values.




*Note:* Peak-to-peak jitter measurements are defined by  $T_{\text{peak-to-peak}} = T_{\text{period\_max}} - T_{\text{period\_min}}$ .

**Figure 2-39 • Peak-to-Peak Jitter Definition**


---



## Timing Waveforms



**Figure 2-41 • RAM Read for Pass-Through Output. Applicable to Both RAM4K9 and RAM512x18.**



**Figure 2-42 • RAM Read for Pipelined Output. Applicable to Both RAM4K9 and RAM512x18.**

**Table 2-100 • RAM512X18**

Commercial-Case Conditions:  $T_J = 70^{\circ}\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$ 

| Parameter      | Description                                                                                                         | –2   | –1   | Std. | Units |
|----------------|---------------------------------------------------------------------------------------------------------------------|------|------|------|-------|
| $t_{AS}$       | Address setup time                                                                                                  | 0.25 | 0.28 | 0.33 | ns    |
| $t_{AH}$       | Address hold time                                                                                                   | 0.00 | 0.00 | 0.00 | ns    |
| $t_{ENS}$      | REN, WEN setup time                                                                                                 | 0.18 | 0.20 | 0.24 | ns    |
| $t_{ENH}$      | REN, WEN hold time                                                                                                  | 0.06 | 0.07 | 0.08 | ns    |
| $t_{DS}$       | Input data (WD) setup time                                                                                          | 0.18 | 0.21 | 0.25 | ns    |
| $t_{DH}$       | Input data (WD) hold time                                                                                           | 0.00 | 0.00 | 0.00 | ns    |
| $t_{CKQ1}$     | Clock High to new data valid on RD (output retained)                                                                | 2.16 | 2.46 | 2.89 | ns    |
| $t_{CKQ2}$     | Clock High to new data valid on RD (pipelined)                                                                      | 0.90 | 1.02 | 1.20 | ns    |
| $t_{C2CRWH}^1$ | Address collision clk-to-clk delay for reliable read access after write on same address—Applicable to Opening Edge  | 0.50 | 0.43 | 0.38 | ns    |
| $t_{C2CWRH}^1$ | Address collision clk-to-clk delay for reliable write access after read on same address— Applicable to Opening Edge | 0.59 | 0.50 | 0.44 | ns    |
| $t_{RSTBQ}$    | RESET Low to data out Low on RD (flow-through)                                                                      | 0.92 | 1.05 | 1.23 | ns    |
|                | RESET Low to data out Low on RD (pipelined)                                                                         | 0.92 | 1.05 | 1.23 | ns    |
| $t_{REMRSTB}$  | RESET removal                                                                                                       | 0.29 | 0.33 | 0.38 | ns    |
| $t_{RECRSTB}$  | RESET recovery                                                                                                      | 1.50 | 1.71 | 2.01 | ns    |
| $t_{MPWRSTB}$  | RESET minimum pulse width                                                                                           | 0.21 | 0.24 | 0.29 | ns    |
| $t_{CYC}$      | Clock cycle time                                                                                                    | 3.23 | 3.68 | 4.32 | ns    |
| $F_{MAX}$      | Maximum frequency                                                                                                   | 310  | 272  | 231  | MHz   |

**Notes:**

1. For more information, refer to the application note [Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs](#).
2. For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-5](#) for derating values.

## FIFO






Figure 2-46 • FIFO Model

## Timing Waveforms



**Figure 2-47 • FIFO Read**



**Figure 2-48 • FIFO Write**

| FG256      |                  |
|------------|------------------|
| Pin Number | A3PE600 Function |
| P9         | IO82PDB5V0       |
| P10        | IO76NDB4V1       |
| P11        | IO76PDB4V1       |
| P12        | VMV4             |
| P13        | TCK              |
| P14        | VPUMP            |
| P15        | TRST             |
| P16        | GDA0/IO67NDB3V1  |
| R1         | GEA1/IO102PDB6V0 |
| R2         | GEA0/IO102NDB6V0 |
| R3         | GNDQ             |
| R4         | GEC2/IO99PDB5V2  |
| R5         | IO95NPB5V1       |
| R6         | IO91NDB5V1       |
| R7         | IO91PDB5V1       |
| R8         | IO83NDB5V0       |
| R9         | IO83PDB5V0       |
| R10        | IO77NDB4V1       |
| R11        | IO77PDB4V1       |
| R12        | IO69NDB4V0       |
| R13        | GDB2/IO69PDB4V0  |
| R14        | TDI              |
| R15        | GNDQ             |
| R16        | TDO              |
| T1         | GND              |
| T2         | IO100NDB5V2      |
| T3         | GEB2/IO100PDB5V2 |
| T4         | IO99NDB5V2       |
| T5         | IO88NDB5V0       |
| T6         | IO88PDB5V0       |
| T7         | IO89NSB5V0       |
| T8         | IO80NSB4V1       |
| T9         | IO81NDB4V1       |
| T10        | IO81PDB4V1       |
| T11        | IO70NDB4V0       |
| T12        | GDC2/IO70PDB4V0  |

| FG256      |                  |
|------------|------------------|
| Pin Number | A3PE600 Function |
| T13        | IO68NDB4V0       |
| T14        | GDA2/IO68PDB4V0  |
| T15        | TMS              |
| T16        | GND              |

| FG676      |                   |
|------------|-------------------|
| Pin Number | A3PE1500 Function |
| G13        | IO21NDB0V2        |
| G14        | IO27PDB0V3        |
| G15        | IO35NDB1V0        |
| G16        | IO39PDB1V0        |
| G17        | IO51NDB1V2        |
| G18        | IO53NDB1V2        |
| G19        | VCCIB1            |
| G20        | GBA2/IO58PPB2V0   |
| G21        | GNDQ              |
| G22        | IO64NDB2V1        |
| G23        | IO64PDB2V1        |
| G24        | IO72PDB2V2        |
| G25        | IO72NDB2V2        |
| G26        | IO78PDB2V2        |
| H1         | IO208NDB7V2       |
| H2         | IO208PDB7V2       |
| H3         | IO209NDB7V2       |
| H4         | IO209PDB7V2       |
| H5         | IO219NDB7V3       |
| H6         | GAC2/IO219PDB7V3  |
| H7         | VCCIB7            |
| H8         | VCC               |
| H9         | VCCIB0            |
| H10        | VCCIB0            |
| H11        | VCCIB0            |
| H12        | VCCIB0            |
| H13        | VCCIB0            |
| H14        | VCCIB1            |
| H15        | VCCIB1            |
| H16        | VCCIB1            |
| H17        | VCCIB1            |
| H18        | VCCIB1            |
| H19        | VCC               |
| H20        | VCC               |
| H21        | IO58NPB2V0        |
| H22        | IO70PDB2V1        |

| FG676      |                   |
|------------|-------------------|
| Pin Number | A3PE1500 Function |
| H23        | IO69PDB2V1        |
| H24        | IO76PDB2V2        |
| H25        | IO76NDB2V2        |
| H26        | IO78NDB2V2        |
| J1         | IO197NDB7V0       |
| J2         | IO197PDB7V0       |
| J3         | VMV7              |
| J4         | IO215NDB7V3       |
| J5         | IO215PDB7V3       |
| J6         | IO214PDB7V3       |
| J7         | IO214NDB7V3       |
| J8         | VCCIB7            |
| J9         | VCC               |
| J10        | VCC               |
| J11        | VCC               |
| J12        | VCC               |
| J13        | VCC               |
| J14        | VCC               |
| J15        | VCC               |
| J16        | VCC               |
| J17        | VCC               |
| J18        | VCC               |
| J19        | VCCIB2            |
| J20        | IO62PDB2V0        |
| J21        | IO62NDB2V0        |
| J22        | IO70NDB2V1        |
| J23        | IO69NDB2V1        |
| J24        | VMV2              |
| J25        | IO80PDB2V3        |
| J26        | IO80NDB2V3        |
| K1         | IO195PDB7V0       |
| K2         | IO199NDB7V1       |
| K3         | IO199PDB7V1       |
| K4         | IO205NDB7V1       |
| K5         | IO205PDB7V1       |
| K6         | IO217PDB7V3       |

| FG676      |                   |
|------------|-------------------|
| Pin Number | A3PE1500 Function |
| K7         | IO217NDB7V3       |
| K8         | VCCIB7            |
| K9         | VCC               |
| K10        | GND               |
| K11        | GND               |
| K12        | GND               |
| K13        | GND               |
| K14        | GND               |
| K15        | GND               |
| K16        | GND               |
| K17        | GND               |
| K18        | VCC               |
| K19        | VCCIB2            |
| K20        | IO65PDB2V1        |
| K21        | IO65NDB2V1        |
| K22        | IO74PDB2V2        |
| K23        | IO74NDB2V2        |
| K24        | IO75PDB2V2        |
| K25        | IO75NDB2V2        |
| K26        | IO84PDB2V3        |
| L1         | IO195NDB7V0       |
| L2         | IO198PPB7V0       |
| L3         | GNDQ              |
| L4         | IO201PDB7V1       |
| L5         | IO201NDB7V1       |
| L6         | IO210NDB7V2       |
| L7         | IO210PDB7V2       |
| L8         | VCCIB7            |
| L9         | VCC               |
| L10        | GND               |
| L11        | GND               |
| L12        | GND               |
| L13        | GND               |
| L14        | GND               |
| L15        | GND               |
| L16        | GND               |

| FG896      |                   |
|------------|-------------------|
| Pin Number | A3PE3000 Function |
| E17        | IO49PDB1V1        |
| E18        | IO50PDB1V1        |
| E19        | IO58PDB1V2        |
| E20        | IO60NDB1V2        |
| E21        | IO77PDB1V4        |
| E22        | IO68NDB1V3        |
| E23        | IO68PDB1V3        |
| E24        | VCCIB1            |
| E25        | IO74PDB1V4        |
| E26        | VCC               |
| E27        | GBB1/IO80PPB1V4   |
| E28        | VCCIB2            |
| E29        | IO82NPB2V0        |
| E30        | GND               |
| F1         | IO296PPB7V2       |
| F2         | VCC               |
| F3         | IO306PDB7V4       |
| F4         | IO297PDB7V2       |
| F5         | VMV7              |
| F6         | GND               |
| F7         | GNDQ              |
| F8         | IO12NDB0V1        |
| F9         | IO12PDB0V1        |
| F10        | IO10PDB0V1        |
| F11        | IO16PDB0V1        |
| F12        | IO22NDB0V2        |
| F13        | IO30NDB0V3        |
| F14        | IO30PDB0V3        |
| F15        | IO36PDB0V4        |
| F16        | IO48NDB1V0        |
| F17        | IO48PDB1V0        |
| F18        | IO50NDB1V1        |
| F19        | IO58NDB1V2        |
| F20        | IO60PDB1V2        |
| F21        | IO77NDB1V4        |
| F22        | IO72NDB1V3        |

| FG896      |                   |
|------------|-------------------|
| Pin Number | A3PE3000 Function |
| F23        | IO72PDB1V3        |
| F24        | GNDQ              |
| F25        | GND               |
| F26        | VMV2              |
| F27        | IO86PDB2V0        |
| F28        | IO92PDB2V1        |
| F29        | VCC               |
| F30        | IO100NPB2V2       |
| G1         | GND               |
| G2         | IO296NPB7V2       |
| G3         | IO306NDB7V4       |
| G4         | IO297NDB7V2       |
| G5         | VCCIB7            |
| G6         | GNDQ              |
| G7         | VCC               |
| G8         | VMV0              |
| G9         | VCCIB0            |
| G10        | IO10NDB0V1        |
| G11        | IO16NDB0V1        |
| G12        | IO22PDB0V2        |
| G13        | IO26PPB0V3        |
| G14        | IO38NPB0V4        |
| G15        | IO36NDB0V4        |
| G16        | IO46NDB1V0        |
| G17        | IO46PDB1V0        |
| G18        | IO56NDB1V1        |
| G19        | IO56PDB1V1        |
| G20        | IO66NDB1V3        |
| G21        | IO66PDB1V3        |
| G22        | VCCIB1            |
| G23        | VMV1              |
| G24        | VCC               |
| G25        | GNDQ              |
| G26        | VCCIB2            |
| G27        | IO86NDB2V0        |
| G28        | IO92NDB2V1        |

| FG896      |                   |
|------------|-------------------|
| Pin Number | A3PE3000 Function |
| G29        | IO100PPB2V2       |
| G30        | GND               |
| H1         | IO294PDB7V2       |
| H2         | IO294NDB7V2       |
| H3         | IO300NDB7V3       |
| H4         | IO300PDB7V3       |
| H5         | IO295PDB7V2       |
| H6         | IO299PDB7V3       |
| H7         | VCOMPLA           |
| H8         | GND               |
| H9         | IO08NDB0V0        |
| H10        | IO08PDB0V0        |
| H11        | IO18PDB0V2        |
| H12        | IO26NPB0V3        |
| H13        | IO28NDB0V3        |
| H14        | IO28PDB0V3        |
| H15        | IO38PPB0V4        |
| H16        | IO42NDB1V0        |
| H17        | IO52NDB1V1        |
| H18        | IO52PDB1V1        |
| H19        | IO62NDB1V2        |
| H20        | IO62PDB1V2        |
| H21        | IO70NDB1V3        |
| H22        | IO70PDB1V3        |
| H23        | GND               |
| H24        | VCOMPLB           |
| H25        | GBC2/IO84PDB2V0   |
| H26        | IO84NDB2V0        |
| H27        | IO96PDB2V1        |
| H28        | IO96NDB2V1        |
| H29        | IO89PDB2V0        |
| H30        | IO89NDB2V0        |
| J1         | IO290NDB7V2       |
| J2         | IO290PDB7V2       |
| J3         | IO302NDB7V3       |
| J4         | IO302PDB7V3       |

| Revision                    | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | Page       |
|-----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|
| Revision 10<br>(March 2012) | The "In-System Programming (ISP) and Security" section and "Security" section were revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement the best security available in the industry (SAR 34669).                                                                                                                                                                                                            | I, 1-1     |
|                             | The Y security option and Licensed DPA Logo were added to the "ProASIC3E Ordering Information" section. The trademarked Licensed DPA Logo identifies that a product is covered by a DPA counter-measures license from Cryptography Research (SAR 34727).                                                                                                                                                                                                                        | III        |
|                             | The following sentence was removed from the "Advanced Architecture" section:<br>"In addition, extensive on-chip programming circuitry allows for rapid, single-voltage (3.3 V) programming of IGLOOe devices via an IEEE 1532 JTAG interface" (SAR 34689).                                                                                                                                                                                                                      | 1-3        |
|                             | The "Specifying I/O States During Programming" section is new (SAR 34699).                                                                                                                                                                                                                                                                                                                                                                                                      | 1-6        |
|                             | VCCPLL in Table 2-2 • Recommended Operating Conditions <sup>1</sup> was corrected from "1.4 to 1.6 V" to "1.425 to 1.575 V" (SAR 33851).<br>The T <sub>J</sub> symbol was added to the table and notes regarding T <sub>A</sub> and T <sub>J</sub> were removed. The second of two parameters in the VCCI and VMV row, called "3.3 V DC supply voltage," was corrected to "3.0 V DC supply voltage" (SAR 37227).                                                                | 2-2        |
|                             | The reference to guidelines for global spines and VersaTile rows, given in the "Global Clock Contribution—P <sub>CLOCK</sub> " section, was corrected to the "Spine Architecture" section of the Global Resources chapter in the <i>ProASIC3E FPGA Fabric User's Guide</i> (SAR 34735).                                                                                                                                                                                         | 2-9        |
|                             | t <sub>DOUT</sub> was corrected to t <sub>DIN</sub> in Figure 2-3 • Input Buffer Timing Model and Delays (example) (SAR 37109).                                                                                                                                                                                                                                                                                                                                                 | 2-13       |
|                             | The typo related to the values for 3.3 V LVCMOS Wide Range in Table 2-17 • Summary of I/O Timing Characteristics—Software Default Settings was corrected (SAR 37227).                                                                                                                                                                                                                                                                                                           | 2-19       |
|                             | The notes regarding drive strength in the "Summary of I/O Timing Characteristics – Default I/O Software Settings" section and "3.3 V LVCMOS Wide Range" section and tables were revised for clarification. They now state that the minimum drive strength for the default software configuration when run in wide range is ±100 µA. The drive strength displayed in software is supported in normal range only. For a detailed I/V curve, refer to the IBIS models (SAR 34763). | 2-18, 2-27 |



## Datasheet Categories

### **Categories**

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device, as highlighted in the "[ProASIC3E Device Status](#)" table on page II, is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

#### **Product Brief**

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

#### **Advance**

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

#### **Preliminary**

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

#### **Production**

This version contains information that is considered to be final.

### **Export Administration Regulations (EAR)**

The products described in this document are subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

## Safety Critical, Life Support, and High-Reliability Applications Policy

The products described in this advance status document may not have completed the Microsemi qualification process. Products may be amended or enhanced during the product introduction and qualification process, resulting in changes in device functionality or performance. It is the responsibility of each customer to ensure the fitness of any product (but especially a new product) for a particular purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications. Consult the Microsemi SoC Products Group Terms and Conditions for specific liability exclusions relating to life-support applications. A reliability report covering all of the SoC Products Group's products is available at [Microsemi SoC Reliability Report](#). Microsemi also offers a variety of enhanced qualification and lot acceptance screening procedures. Contact your local sales office for additional reliability information.