

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Not For New Designs
Core Processor	H8S/2000
Core Size	16-Bit
Speed	24MHz
Connectivity	SCI, SmartCard, USB
Peripherals	DMA, POR, PWM, WDT
Number of I/O	37
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 6x10b
Oscillator Type	External
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/df2212fp24v

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics atta abooks, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU ROHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.


# Main Revisions for This Edition

Item	Page	Revision (See Manual for Details)							
1.1 Overview	1	Table amended							
On-chip memory		H8S/2218 Group							
		ROM	Part No.	ROM	RAM	Remarks			
		Flash memory Version	HD64F2218	128 kbytes	12 kbytes	SCI boot mode			
			HD64F2218U	128 kbytes	12 kbytes	USB boot mode			
			HD64F2218CU	128 kbytes	12 kbytes	USB boot mode			
			HD64F2217CU	64 kbytes	12 kbytes	USB boot mode			
		Masked ROM Version	HD6432217	64 kbytes	8 kbytes	_			
	2	Table amended							
		H8S/2212 Group							
		ROM	Part No.	ROM	RAM	Remarks			
		Flash memory Version	HD64F2212	128 kbytes	12 kbytes	SCI boot mode			
			HD64F2212U	128 kbytes	12 kbytes	USB boot mode			
			HD64F2212CU	128 kbytes	12 kbytes	USB boot mode			
			HD64F2211	64 kbytes	8 kbytes	SCI boot mode			
			HD64F2211U	64 kbytes	8 kbytes	USB boot mode			
			HD64F2211CU	64 kbytes	8 kbytes	USB boot mode			
			HD64F2210CU	32 kbytes	8 kbytes	USB boot mode			
		Masked ROM Version	HD6432211	64 kbytes	8 kbytes	_			
			HD6432210	32 kbytes	4 kbytes	_			
			HD6432210S	32 kbytes	4 kbytes				
1.2 Internal Block	3	Description amended							
Diagram		The internal block HD64F2218CU a internal block dia The internal block HD64F2212CU, k and HD64F22100	nd HD64F22 gram of the H < diagram of t HD64F2211,	17CU is s ID643221 he HD64F HD64F2	hown in fi 7 is show <sup>-</sup> 2212, HI 211U, HD	igure 1.1. The n in figure 1.2. D64F2212U,			

15.2	Input/C	Output Pins	537
15.3	Registe	r Descriptions	537
	15.3.1	A/D Data Registers A to D (ADDRA to ADDRD)	538
	15.3.2	A/D Control/Status Register (ADCSR)	538
	15.3.3	A/D Control Register (ADCR)	540
15.4	Interfa	e to Bus Master	541
15.5	Operat	on	542
	15.5.1	Single Mode	542
	15.5.2	Scan Mode	543
	15.5.3	Input Sampling and A/D Conversion Time	544
	15.5.4	External Trigger Input Timing	545
15.6	Interru	ots	546
15.7	A/D Co	onversion Precision Definitions	546
15.8	Usage	Notes	548
	15.8.1	Module Stop Mode Setting	548
	15.8.2	Permissible Signal Source Impedance	548
		Influences on Absolute Precision	
	15.8.4	Range of Analog Power Supply and Other Pin Settings	549
	15.8.5	Notes on Board Design	549
Secti	on 16	RAM	551
Seen	011 10		
		Flash Memory (F-ZTAT Version)	
	on 17		553
Secti	on 17 Feature	Flash Memory (F-ZTAT Version)	553 553
Secti 17.1	on 17 Feature Mode 7	Flash Memory (F-ZTAT Version)	553 553 555
Secti 17.1 17.2	on 17 Feature Mode 7 Block (	Flash Memory (F-ZTAT Version)s	553 553 555 558
Secti 17.1 17.2 17.3	on 17 Feature Mode 7 Block ( Input/C	Flash Memory (F-ZTAT Version)s Sransitions Configuration	553 553 555 558 558
Secti 17.1 17.2 17.3 17.4	on 17 Feature Mode 7 Block 0 Input/0 Registe	Flash Memory (F-ZTAT Version) s Transitions Configuration Dutput Pins	553 553 555 555 558 561 561
Secti 17.1 17.2 17.3 17.4	on 17 Feature Mode 7 Block 0 Input/0 Registe 17.5.1	Flash Memory (F-ZTAT Version) s Transitions Configuration Dutput Pins r Descriptions	553 555 555 558 558 561 561 562
Secti 17.1 17.2 17.3 17.4	on 17 Feature Mode 7 Block 0 Input/0 Registe 17.5.1 17.5.2	Flash Memory (F-ZTAT Version) s Transitions Configuration Dutput Pins r Descriptions Flash Memory Control Register 1 (FLMCR1)	553 555 555 558 558 561 561 562 563
Secti 17.1 17.2 17.3 17.4	on 17 Feature Mode 7 Block 0 Input/C Registe 17.5.1 17.5.2 17.5.3	Flash Memory (F-ZTAT Version) s Transitions Configuration Dutput Pins r Descriptions Flash Memory Control Register 1 (FLMCR1) Flash Memory Control Register 2 (FLMCR2)	553 553 555 558 561 561 562 563 564
Secti 17.1 17.2 17.3 17.4	on 17 Feature Mode 7 Block 0 Input/C Registe 17.5.1 17.5.2 17.5.3 17.5.4	Flash Memory (F-ZTAT Version) ransitions Configuration Dutput Pins r Descriptions Flash Memory Control Register 1 (FLMCR1) Flash Memory Control Register 2 (FLMCR2) Erase Block Register 1 (EBR1)	553 553 555 558 561 561 562 563 564 564
Secti 17.1 17.2 17.3 17.4	on 17 Feature Mode 7 Block 0 Input/C Registe 17.5.1 17.5.2 17.5.3 17.5.4 17.5.5	Flash Memory (F-ZTAT Version) ransitions Configuration Putput Pins r Descriptions Flash Memory Control Register 1 (FLMCR1) Flash Memory Control Register 2 (FLMCR2) Erase Block Register 1 (EBR1) Erase Block Register 2 (EBR2)	553 555 555 558 558 561 561 562 563 564 564 564 565
Secti 17.1 17.2 17.3 17.4	on 17 Feature Mode 7 Block 0 Input/0 Registe 17.5.1 17.5.2 17.5.3 17.5.4 17.5.5 17.5.6	Flash Memory (F-ZTAT Version)s Fransitions Configuration Dutput Pins r Descriptions Flash Memory Control Register 1 (FLMCR1) Flash Memory Control Register 2 (FLMCR2) Erase Block Register 1 (EBR1) Erase Block Register 2 (EBR2). RAM Emulation Register (RAMER) Serial Control Register X (SCRX)	553 553 555 558 561 561 562 563 564 564 565 566
Secti 17.1 17.2 17.3 17.4 17.5	on 17 Feature Mode 7 Block 0 Input/0 Registe 17.5.1 17.5.2 17.5.3 17.5.4 17.5.5 17.5.6	Flash Memory (F-ZTAT Version)s Fransitions Configuration Dutput Pins r Descriptions Flash Memory Control Register 1 (FLMCR1) Flash Memory Control Register 2 (FLMCR2) Erase Block Register 1 (EBR1) Erase Block Register 2 (EBR2) RAM Emulation Register (RAMER)	553 553 555 558 561 561 562 563 564 564 565 566 567
Secti 17.1 17.2 17.3 17.4 17.5	on 17 Feature Mode 7 Block 0 Input/C Registe 17.5.1 17.5.2 17.5.3 17.5.4 17.5.5 17.5.6 On-Bo	Flash Memory (F-ZTAT Version) ransitions Configuration Dutput Pins r Descriptions Flash Memory Control Register 1 (FLMCR1) Flash Memory Control Register 2 (FLMCR2). Erase Block Register 1 (EBR1) Erase Block Register 2 (EBR2). RAM Emulation Register (RAMER) Serial Control Register X (SCRX) ard Programming Modes SCI Boot Mode (HD64F2218, HD64F2212, and HD64F2211)	553 553 555 558 561 561 562 563 564 564 565 566 567 567
Secti 17.1 17.2 17.3 17.4 17.5	on 17 Feature Mode 7 Block 0 Input/0 Registe 17.5.1 17.5.2 17.5.3 17.5.4 17.5.5 17.5.6 On-Boo 17.6.1 17.6.2	Flash Memory (F-ZTAT Version) ransitions Configuration Putput Pins r Descriptions Flash Memory Control Register 1 (FLMCR1) Flash Memory Control Register 2 (FLMCR2) Erase Block Register 1 (EBR1) Erase Block Register 2 (EBR2) RAM Emulation Register (RAMER) Serial Control Register X (SCRX) ard Programming Modes SCI Boot Mode (HD64F2218, HD64F2212, and HD64F2211)	553 555 558 558 561 561 562 563 564 564 564 564 565 566 567 567 571
Secti 17.1 17.2 17.3 17.4 17.5	on 17 Feature Mode 7 Block 0 Input/C Registe 17.5.1 17.5.2 17.5.3 17.5.4 17.5.5 17.5.6 On-Bo 17.6.1 17.6.2 17.6.3	Flash Memory (F-ZTAT Version)s Transitions Configuration Dutput Pins r Descriptions. Flash Memory Control Register 1 (FLMCR1) Flash Memory Control Register 2 (FLMCR2). Erase Block Register 1 (EBR1) Erase Block Register 2 (EBR2). RAM Emulation Register (RAMER) Serial Control Register X (SCRX) ard Programming Modes SCI Boot Mode (HD64F2218, HD64F2212, and HD64F2211) USB Boot Mode (HD64F2218U, HD64F2212U, and HD64F2211U)	553 553 555 558 561 561 562 563 564 564 565 566 567 567 571 576
Secti 17.1 17.2 17.3 17.4 17.5	on 17 Feature Mode 7 Block 0 Input/C Registe 17.5.1 17.5.2 17.5.3 17.5.4 17.5.5 17.5.6 On-Bo 17.6.1 17.6.2 17.6.3 Flash M	Flash Memory (F-ZTAT Version)s Transitions Configuration Dutput Pins r Descriptions Flash Memory Control Register 1 (FLMCR1) Flash Memory Control Register 2 (FLMCR2) Erase Block Register 1 (EBR1) Erase Block Register 2 (EBR2) RAM Emulation Register (RAMER) Serial Control Register X (SCRX) ard Programming Modes SCI Boot Mode (HD64F2218U, HD64F2212U, and HD64F2211U) USB Boot Mode (HD64F2218U, HD64F2212U, and HD64F2211U)	553 553 555 558 561 561 562 563 564 564 564 565 566 567 577
Secti 17.1 17.2 17.3 17.4 17.5 17.6	on 17 Feature Mode 7 Block 0 Input/C Registe 17.5.1 17.5.2 17.5.3 17.5.4 17.5.5 17.5.6 On-Boo 17.6.1 17.6.2 17.6.3 Flash M Flash M	Flash Memory (F-ZTAT Version)s Sransitions Configuration Dutput Pins r Descriptions Flash Memory Control Register 1 (FLMCR1) Flash Memory Control Register 2 (FLMCR2) Erase Block Register 1 (EBR1) Erase Block Register 2 (EBR2) RAM Emulation Register (RAMER) Serial Control Register X (SCRX) ard Programming Modes SCI Boot Mode (HD64F2218, HD64F2212, and HD64F2211) USB Boot Mode (HD64F2218U, HD64F2212U, and HD64F2211U) Programming/Erasing in User Program Mode Memory Emulation in RAM	553 553 555 558 561 562 563 564 564 564 565 566 567 571 576 577 579

# Figures

Section 1	Overview	
Figure 1.1	Internal Block Diagram of HD64F2218, HD64F2218U, HD64F2218CU and	
	HD642217CU	3
Figure 1.2	Internal Block Diagram of HD6432217	4
Figure 1.3	Internal Block Diagram of HD64F2212, HD64F2212U, HD64F2212CU,	
	HD64F2211, HD64F2211U, HD64F2211CU and HD64F2210CU	5
Figure 1.4	Internal Block Diagram of HD6432211, HD6432210 and HD6432210S	6
Figure 1.5	Pin Arrangements of HD64F2218, HD64F2218U, HD64F2218CU and	
	HD64F2217CU (TFP-100G, TFP-100GV)	7
Figure 1.6	Pin Arrangements of HD64F2218, HD64F2218U, HD64F2218CU and	
	HD64F2217CU (BP-112, BP-112V)	8
Figure 1.7	Pin Arrangements of HD6432217 (TFP-100G, TFP-100GV)	9
Figure 1.8	Pin Arrangements of HD6432217 (BP-112, BP-112V)	10
Figure 1.9	Pin Arrangements of HD64F2212, HD64F2212U, HD64F2212CU, HD64F2211,	
	HD64F2211U, HD64F2211CU and HD64F2210CU (FP-64E, FP-64EV)	11
Figure 1.10	Pin Arrangements of HD6432211, HD6432210 and HD6432210S	
	(FP-64E, FP-64EV)	12
Figure 1.11	Pin Arrangements of HD64F2212, HD64F2212U, HD64F2212CU, HD64F2211,	
	HD64F2211U, HD64F2211CU and HD64F2210CU (TNP-64B, TNP-64BV)	13
Figure 1.12	Pin Arrangements of HD6432211, HD6432210 and HD6432210S	
	(TNP-64B, TNP-64BV)	14
Section 2	CPU	
Figure 2.1	Exception Vector Table (Normal Mode)	35
Figure 2.2	Stack Structure in Normal Mode	35
Figure 2.3	Exception Vector Table (Advanced Mode)	36
Figure 2.4	Stack Structure in Advanced Mode	37
Figure 2.5	Memory Map	38
Figure 2.6	CPU Registers	39
Figure 2.7	Usage of General Registers	40
Figure 2.8	Stack	41
Figure 2.9	General Register Data Formats (1)	44
Figure 2.9	General Register Data Formats (2)	44
Figure 2.10	Memory Data Formats	45
Figure 2.11	Instruction Formats (Examples)	57
Figure 2.12	Branch Address Specification in Memory Indirect Mode	61
Figure 2.13	State Transitions	65
Figure 2.14	Flowchart of Method for Accessing Registers Containing Write-Only Bits	69





#### 2.2.2 Advanced Mode

Address Space

Linear access is provided to a 16-Mbyte maximum address space.

• Extended Registers (En)

The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit segments of 32-bit registers or address registers.

Instruction Set

All instructions and addressing modes can be used.

• Exception Vector Table and Memory Indirect Branch Addresses

In advanced mode the top area starting at H'00000000 is allocated to the exception vector table in units of 32 bits. In each 32 bits, the upper 8 bits are ignored and a branch address is stored in the lower 24 bits (figure 2.3). For details of the exception vector table, see section 4, Exception Handling.




Figure 2.3 Exception Vector Table (Advanced Mode)

Instruction	Size* <sup>1</sup>	Function
MOV	B/W/L	$(EAs) \rightarrow Rd, Rs \rightarrow (EAd)$
		Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.
MOVFPE	В	Cannot be used in this LSI.
MOVTPE	В	Cannot be used in this LSI.
POP	W/L	@SP+ → Rn
		Pops a general register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L @SP+, ERn
PUSH	W/L	$Rn \rightarrow @-SP$
		Pushes a general register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn, @-SP.
LDM* <sup>2</sup>	L	@SP+ → Rn (register list)
		Pops two or more general registers from the stack.
STM* <sup>2</sup>	L	Rn (register list) $\rightarrow$ @-SP
		Pushes two or more general registers onto the stack.
Notes: 1. S	Size refers to	o the operand size.
B	3: Byte	
V	V: Word	

 Table 2.3
 Data Transfer Instructions

L: Longword

2. ER7 is used as a stack pointer in STM and LDM instructions. ER7, therefore, should not be used as a saving (STM) or restoring (LDM) register.



# Section 3 MCU Operating Modes

## 3.1 Operating Mode Selection

This LSI supports four operating modes (modes 4 to 7). These modes enable selection of the CPU operating mode, enabling/disabling of on-chip ROM, and the initial bus width setting, by setting the mode pins (MD2 to MD0) as show in table 3.1. Modes 4 to 6 are external extended modes that allow access to the external memory and peripheral devices. In external extended mode, 8-bit or 16-bit address space can be set for each area depending on the bus controller setting after program execution starts. If 16-bit access is selected for any one area, 16-bit bus mode is set; if 8-bit access is selected for all areas, 8-bit bus mode is set. In mode 7, the external address space cannot be used. Do not change the mode pin settings during operation. Only mode 7 is available in the H8S/2212 Group.

мси							External Data Bus	
Operating Mode	MD2	MD1	MD0	CPU Operating Mode	Description	On-chip ROM	Initial Value	Maximum Value
4	1	0	0	Advanced mode	On-chip ROM disabled, extended mode	Disabled	16 bits	16 bits
5	1	0	1	Advanced mode	On-chip ROM disabled, extended mode	Disabled	8 bits	16 bits
6	1	1	0	Advanced mode	On-chip ROM enabled, extended mode	Enabled	8 bits	16 bits
7	1	1	1	Advanced mode	Single-chip mode	Enabled	-	-

#### Table 3.1 MCU Operating Mode Selection

Note: When using the E6000 emulator:

- Mode 7 is not available in the H8S/2218 Group. (The E6000 emulator does not support mode 7.)
- Note following restrictions to use the RTC and USB in mode 6.
   Specify PFCR so that A9 and A8 are output on the PB1 and PB0 pins.
   Set H'FF in PCDDR so that A7 to A0 are output on the PC7 to PC0 pins.

## 5.2 Input/Output Pins

Table 5.1 summarizes the pins of the interrupt controller.

Name	I/O	Function
NMI	Input	Nonmaskable external interrupt
		Rising or falling edge can be selected
IRQ7	Input	Maskable external interrupts
IRQ4	Input	Rising, falling, or both edges, or level sensing can be selected (IRQ6 is
IRQ3	Input	an interrupt signal only for the on-chip USB. IRQ5 is an interrupt signal only for the on-chip RTC.)
IRQ2	Input	
IRQ1	Input	
IRQ0	Input	

#### Table 5.1Pin Configuration

# 5.3 **Register Descriptions**

The interrupt controller has the following registers. For details on the system control register, refer to section 3.2.2, System Control Register (SYSCR).

- System control register (SYSCR)
- IRQ sense control register H (ISCRH)
- IRQ sense control register L (ISCRL)
- IRQ enable register (IER)
- IRQ status register (ISR)
- Interrupt priority register A (IPRA)
- Interrupt priority register B (IPRB)
- Interrupt priority register C (IPRC)
- Interrupt priority register D (IPRD)
- Interrupt priority register E (IPRE)
- Interrupt priority register F (IPRF)
- Interrupt priority register G (IPRG)
- Interrupt priority register J (IPRJ)
- Interrupt priority register K (IPRK)
- Interrupt priority register M (IPRM)

# Renesas

#### 5.3.2 IRQ Enable Register (IER)

Bit	Bit Name	Initial Value	R/W	Description
7	IRQ7E	0	R/W	IRQ7 Enable
				The IRQ7 interrupt request is enabled when this bit is 1.
6	IRQ6E	0	R/W	IRQ6 Enable* <sup>1</sup>
				The IRQ6 interrupt request is enabled when this bit is 1.
5	IRQ5E	0	R/W	IRQ5 Enable* <sup>2</sup>
				The IRQ5 interrupt request is enabled when this bit is 1.
4	IRQ4E	0	R/W	IRQ4 Enable
				The IRQ4 interrupt request is enabled when this bit is 1.
3	IRQ3E	0	R/W	IRQ3 Enable
				The IRQ3 interrupt request is enabled when this bit is 1.
2	IRQ2E	0	R/W	IRQ2 Enable
				The IRQ2 interrupt request is enabled when this bit is 1.
1	IRQ1E	0	R/W	IRQ1 Enable
				The IRQ1 interrupt request is enabled when this bit is 1.
0	IRQ0E	0	R/W	IRQ0 Enable
				The IRQ0 interrupt request is enabled when this bit is 1.
Notes:	1. IRQ6 is	an interrupt on	ly for th	e on-chip USB.

IER controls enabling and disabling of interrupt requests IRQ7 to IRQ0.

2. IRQ5 is an interrupt only for the on-chip RTC.

- The bus is transferred at a break between bus cycles. However, if a bus cycle is executed in discrete operations, as in the case of a longword-size access, the bus is not transferred between the operations.
- If the CPU is in sleep mode, it transfers the bus immediately.

**DMAC:** The DMAC sends the bus arbiter a request for the bus when an activation request is generated.

In the case of a USB request in short address mode or normal mode, and in cycle steal mode, the DMAC releases the bus after a single transfer.

In block transfer mode, it releases the bus after transfer of one block, and in burst mode, after completion of the transfer.

#### 6.10.3 External Bus Release Usage Note

External bus release can be performed on completion of an external bus cycle in the H8S/2218 Group. The  $\overline{CS}$  signal remains low until the end of the external bus cycle. Therefore, when external bus release is performed, the  $\overline{CS}$  signal may change from the low level to the high-impedance state.

#### 6.11 Resets and the Bus Controller

In a power-on reset, this LSI, including the bus controller, enters the reset state at that point, and an executing bus cycle is discontinued.

In a manual reset\*, the bus controller's registers and internal state are maintained, and an executing external bus cycle is completed. In this case,  $\overline{WAIT}$  input is ignored and write data is not guaranteed.

Note: \*Supported only by the H8S/2218 Group.



## 8.9 Port D (H8S/2218 Group Only)

The port D is an 8-bit I/O port also functioning as data bus (D15 to D8) I/O pins. The port D has the following registers.

- Port D data direction register (PDDDR)
- Port D data register (PDDR)
- Port D register (PORTD)
- Port D pull-up MOS control register (PDPCR)

#### 8.9.1 Port D Data Direction Register (PDDDR)

PDDDR specifies input or output for the pins of the port D.

Since PDDDR is a write-only register, the bit manipulation instructions must not be used to write PDDDR. For details, see section 2.9.4, Accessing Registers Containing Write-Only Bits.

Bit	Bit Name	Initial Value	R/W	Description
7	PD7DDR	0	W	Modes 4 to 6:
6	PD6DDR	0	W	Port D pins automatically function as data input/output
5	PD5DDR	0	W	pins.
4	PD4DDR	0	W	Mode 7: Setting a PDDDR bit to 1 makes the corresponding port D
3	PD3DDR	0	W	pin an output port, while clearing the bit to 0 makes the
2	PD2DDR	0	W	pin an input port.
1	PD1DDR	0	W	
0	PD0DDR	0	W	



#### 8.10 Port E

The port E is an 8-bit I/O port also functioning as data bus (D7 to D0) I/O pins. The port E has the following registers.

- Port E data direction register (PEDDR)
- Port E data register (PEDR)
- Port E register (PORTE)
- Port E pull-up MOS control register (PEPCR)

#### 8.10.1 Port E Data Direction Register (PEDDR)

PEDDR specifies input or output for the pins of the port E.

Since PEDDR is a write-only register, the bit manipulation instructions must not be used to write PEDDR. For details, see section 2.9.4, Accessing Registers Containing Write-Only Bits.

Bit	Bit Name	Initial Value	R/W	Description
7	PE7DDR	0	W	(H8S/2218 Group)
6	PE6DDR	0	W	Modes 4 to 6:
5	PE5DDR	0	W	When 8-bit bus mode is selected, port E functions as an
4	PE4DDR	0	W	I/O port. Setting a PEDDR bit to 1 makes the corresponding port E pin an output port, while clearing the
3	PE3DDR	0	W	bit to 0 makes the pin an input port.
2	PE2DDR	0	W	When 16-bit bus mode is selected, the input/output
1	PE1DDR	0	W	direction settings in PEDDR are ignored, and port E pins
0	PE0DDR	0	W	automatically function as data input/output pins. For details on 8-bit/16-bit bus mode, refer to section 6, Bus Controller.
				Mode 7: Setting a PEDDR bit to 1 makes the corresponding port E pin an output port, while clearing the bit to 0 makes the pin an input port.
				(H8S/2212 Group)
				Setting a PEDDR bit to 1 makes the corresponding port E pin an output port, while clearing the bit to 0 makes the pin an input port.

# Renesas

#### 12.7.2 Data Format (Except for Block Transfer Mode)

Figure 12.25 shows the transfer data format in Smart Card interface mode.

- One frame consists of 8-bit data plus a parity bit in asynchronous mode.
- In transmission, a guard time of at least 2 etu (Elementary time unit: the time for transfer of one bit) is left between the end of the parity bit and the start of the next frame.
- If a parity error is detected during reception, a low error signal level is output for one etu period, 10.5 etu after the start bit.
- If an error signal is sampled during transmission, the same data is retransmitted automatically after a delay of 2 etu or longer.




Figure 12.25 Normal Smart Card Interface Data Format

Data transfer with other types of IC cards (direct convention and inverse convention) are performed as described in the following.

Figure 12.26 Direct Convention (SDIR = SINV =  $O/\overline{E} = 0$ )

With the direction convention type IC and the above sample start character, the logic 1 level corresponds to state Z and the logic 0 level to state A, and transfer is performed in LSB-first order. The start character data above is H'3B. For the direct convention type, clear the SDIR and SINV




Figure 12.39 Sample Flowchart for Mode Transition during Transmission




Figure 12.40 Port Pin State of Asynchronous Transmission Using Internal Clock




Figure 14.20 Forcible Stall by Firmware

#### 15.5.2 Scan Mode

In scan mode, A/D conversion is to be performed sequentially on the specified channels (four channels maximum). The operations are as follows.

- 1. When the ADST bit is set to 1 by software, TPU or external trigger input, A/D conversion starts on the first channel in the group (AN0 when CH3 and CH2 = 00, AN4 when CH3 and CH2 = 01, or AN8 when CH3 and CH2 = 10).
- 2. When A/D conversion for each channel is completed, the result is sequentially transferred to the A/D data register corresponding to each channel.
- 3. When conversion of all the selected channels is completed, the ADF flag is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt is requested after A/D conversion ends. Conversion of the first channel in the group starts again.
- 4. Steps 2 to 3 are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops.




Figure 15.4 A/D Conversion Timing (Scan Mode, Channels AN0 to AN2 Selected)

#### Section 21 List of Registers

Register	Power-on	Manual	High-	Medium-		Module				Software	Hardware	
Name	Reset	Reset	Speed	Speed	Sleep	Stop	Watch	Subactive	Subsleep	Standby	Standby	Module
TCR_1	Initialized	Initialized	_	_	_	_	_	_	_	_	Initialized	TPU_1
TMDR_1	Initialized	Initialized	_	_	_	_	_	_	_	_	Initialized	-
TIOR_1	Initialized	Initialized	_	_	_	_	_	_	_	_	Initialized	_
TIER_1	Initialized	Initialized	_	_	_	_	_	_	_	_	Initialized	_
TSR_1	Initialized	Initialized	_	_	_	_	_	_	_	_	Initialized	_
TCNT_1	Initialized	Initialized	_	_	_	_	_	_	_	_	Initialized	_
TGRA_1	Initialized	Initialized	_	_	_	_	_	_	_	_	Initialized	_
TGRB_1	Initialized	Initialized	_	_	_	_	_	_	_	_	Initialized	_
TCR_2	Initialized	Initialized	_	_	_	_	_	_	_	_	Initialized	TPU_2
TMDR_2	Initialized	Initialized	_	_	_		_	_		_	Initialized	_
TIOR_2	Initialized	Initialized	_	_	_	_	_	_	_	_	Initialized	_
TIER_2	Initialized	Initialized	_	_	_	_	_	_	_	_	Initialized	
TSR_2	Initialized	Initialized	_	_	_	_	_	_	_	_	Initialized	_
TCNT_2	Initialized	Initialized	_	_	_	_	_	_	_	_	Initialized	_
TGRA_2	Initialized	Initialized	_	_	_	_	_	_	_	_	Initialized	_
TGRB_2	Initialized	Initialized	_	_	_	_	_	_	_	_	Initialized	_
EXMDLSTP	Initialized	_	_	_	_	_	_	_	_	_	Initialized	SYSTEM
RSECDR	_	_	_	_	_	_	_	_	_	_	Initialized	RTC
RMINDR	_	_	_	_	_	_	_	_	_	_	Initialized	_
RHRDR	_	_	_	_	_	_	_	_	_	_	Initialized	
RWKDR	_	_	_	_	_	_	_	_	_	_	Initialized	_
RTCCR1	_	_	_	_	_	_	_	_	_	_	Initialized	_
RTCCR2	_	_	_	_	_	_	_	_	_	_	Initialized	_
RTCCSR	Initialized	_	_	_	_	_	_	_	_	_	Initialized	_
DMACR0A	Initialized	Initialized	_	_	_	_	_	_	_	_	Initialized	DMAC
DMACR0B	Initialized	Initialized	_	_	_	_	_	_	_	_	Initialized	_
DMACR1A	Initialized	Initialized	_					_			Initialized	_
·			_				_	_	_			_
DMACR1B	Initialized	Initialized		_	_	_	_	_	_	_	Initialized	-
DMABCR	Initialized	Initialized	_	_	_	_	_	_	_	_	Initialized	
TCSR	Initialized	Initialized	_	_	_	_	_	_	_	_	Initialized	WDT
TCNT	Initialized	Initialized	_	_	_	_	_	_	_	_	Initialized	_
RSTCSR	Initialized	Initialized	_	_	_	_	_	_	_	_	Initialized	

Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Input low voltage	RES, STBY, MD2 to MD0, TRST, TCK, TMS, TDI, EMLE, VBUS, UBPM, FWE* <sup>4</sup>	VIL	-0.3	_	$V_{CC} \times 0.1$	V	
	EXTAL, NMI, ports 1, 3, 4, 7, 9, and A to G	-	-0.3	_	$V_{CC} \times 0.2$	V	
Output high	All output pins	V <sub>OH</sub>	$V_{\text{CC}}-0.5$	_	_	V	I <sub>OH</sub> = –200 μA
voltage			$V_{CC}-1.0$	_	_	V	I <sub>OH</sub> = –1 mA
Output low voltage	All output pins	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 0.8 mA
Input leakage current	RES, VBUS, UBPM, STBY, NMI, EMLE, MD2 to MD0, FWE* <sup>4</sup> , ports 4, 9	I <sub>in</sub>	_	_	1.0	μΑ	$V_{in} = 0.5$ to $V_{CC} - 0.5$ V
Three-state leakage current (off state)	Ports 1, 3, 7, and A to G	I <sub>TSI</sub>	_	_	1.0	μA	$V_{in}$ = 0.5 to $V_{CC}$ – 0.5 V
Input pull-up MOS current	Ports A to E TDI, TCK, TMS, TRST	– I <sub>P</sub>	10	_	300	μA	V <sub>in</sub> = 0 V
Input capacitance	RES, NMI	Cin	_	—	30	pF	V <sub>in</sub> = 0 V f = 1 MHz
	All input pins other than RES, NMI	-	_	_	15	pF	T <sub>a</sub> = 25°C
Current dissipation* <sup>1</sup>	Normal operation	$I_{CC}^{*^2}$	_	22 V <sub>CC</sub> = 3.3	35 3 V V <sub>CC</sub> = 3.6 V	mA V	f = 16 MHz
	(USB halts)		_	31 V <sub>CC</sub> = 3.3	50 3 V V <sub>CC</sub> = 3.6 V	mA √	f = 24 MHz

# C. Package Dimensions

The package dimension that is shown in the Renesas Semiconductor Package Data Book has priority.




Figure C.1 TFP-100G and TFP-100GV Package Dimensions