

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Last Time Buy
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I ² C), UART/USART
Peripherals	POR, PWM, Temp Sensor, WDT
Number of I/O	8
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	14-SOIC (0.154", 3.90mm Width)
Supplier Device Package	14-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f300-gsr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

C8051F300/1/2/3/4/5

Perhaps the most unique Port I/O enhancement is the Digital Crossbar. This is essentially a digital switching network that allows mapping of internal digital system resources to Port I/O pins (See Figure 1.7). Onchip counter/timers, serial buses, HW interrupts, comparator output, and other digital signals in the controller can be configured to appear on the Port I/O pins specified in the Crossbar Control registers. This allows the user to select the exact mix of general purpose Port I/O and digital resources needed for the particular application.




Figure 1.7. Digital Crossbar Diagram

1.5. Serial Ports

The C8051F300/1/2/3/4/5 Family includes an SMBus/I²C interface and a full-duplex UART with enhanced baud rate configuration. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little CPU intervention.



C8051F300/1/2/3/4/5




Figure 4.2. QFN-11 Package Drawing

Dimension	Min	Nom	Мах	Dimension	Min	Nom	
А	0.80	0.90	1.00	E	3.00 BSC.		
A1	0.03	0.07	0.11	E2	2.20	2.25	
A3		0.25 REF		L	.45	.55	
b	0.18	0.25	0.30	aaa			
D		3.00 BSC.		bbb			
D2	1.30	1.35	1.40	ddd			
е		0.50 BSC.		eee			

Table 4.2. QFN-11 Package Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MO-243, variation VEED except for custom features D2, E2, and L which are toleranced per supplier designation.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.






Figure 4.4. Typical QFN-11 Landing Diagram

Table 4.3. QFN-11 Landing Diagram Dimensions

Dimension	MIN	MAX
C1	2.75	2.85
C2	2.75	2.85
E	0.50	BSC
X1	0.20	0.30
X2	1.40	1.50
Y1	0.65	0.75
Y2	2.30	2.40

Notes: General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This land pattern design is based on the IPC-7351 guidelines.

Notes: Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

Notes: Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- **4.** A 3 x 1 array of 1.30 x 0.60 mm openings on 0.80 mm pitch should be used for the center ground pad.

Notes: Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.



5.4.2. Window Detector In Differential Mode

Figure 5.7 shows two example window comparisons for differential mode, with ADC0LT = 0x10 (+16d) and ADC0GT = 0xFF (-1d). Notice that in Differential mode, the codes vary from –VREF to VREF x (127/128) and are represented as 8-bit 2's complement signed integers. In the left example, an AD0WINT interrupt will be generated if the ADC0 conversion word (ADC0L) is within the range defined by ADC0GT and ADC0LT (if 0xFF (-1d) < ADC0 < 0x10 (16d)). In the right example, an AD0WINT interrupt will be generated if ADC0 is outside of the range defined by ADC0GT and ADC0LT (if ADC0 < 0xFF (-1d) or ADC0 > 0x10 (+16d)).






Figure 5.7. ADC Window Compare Examples, Differential Mode

SFR Definition 5.5. ADC0GT: ADC0 Greater-Than Data Byte (C8051F300/2)



SFR Definition 5.6. ADC0LT: ADC0 Less-Than Data Byte (C8051F300/2)





SFR Definition 8.5. ACC: Accumulator											
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
						(bit	addressable	e) 0xE0			
	ACC: Accur		umulator fo	r arithmetic	operations						

SFR Definition 8.5. ACC: Accumulator

SFR Definition 8.6. B: B Register

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
	B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0	0000000		
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:		
	(bit addressable) 0xF0										
В	Bits7–0: B: B Register. This register serves as a second accumulator for certain arithmetic operations.										



8.3.5. Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described below. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

5 444	D 444	544	544	D 444	544	5.44	
				-			Reset Value 00000000
							SFR Address:
БІІО	DIIO	DIL4	BIIS	DILZ			
					IID)	addressable	e) UXAO
		ha					
			all interrupt	t override	e the indivi	dual interr	unt mask sot-
	any chable	3/41340163	an interrupt	s. it overnue			upt mask set-
	l interrunt s	sources					
			to its indiv	idual mask :	setting		
					oo tun igi		
		0	use under s	oftware con	trol.		
This bit sets	the maskir	ng of the Tir	ner 2 interr	upt.			
0: Disable Ti	imer 2 inter	rupt.		-			
1: Enable int	terrupt requ	lests gener	ated by the	TF2L or TF	2H flags.		
		•					
		-	ART0 interr	upt.			
		•					
		•					
			ner 1 interr	upt.			
		•	منفط أميناهم				
			ated by the	TFT hag.			
			alintarrunt	1			
			armenupi	1.			
			ated by the	/INT1 input			
				/			
			ner 0 interr	upt.			
				- F			
			ated by the	TF0 flag.			
			•	Ū			
This bit sets	the maskir	ng of extern	al interrupt	0.			
1: Enable int	terrupt requ	lests gener	ated by the	/INT0 input			
	This bit glob tings. 0: Disable al 1: Enable ea IEGF0: Gen This is a ger ET2: Enable This bit sets 0: Disable Ti 1: Enable int ES0: Enable This bit sets 0: Disable U 1: Enable U ET1: Enable This bit sets 0: Disable al 1: Enable int EX1: Enable This bit sets 0: Disable et 1: Enable int ET0: Enable This bit sets 0: Disable et 1: Enable int ET0: Enable This bit sets 0: Disable al 1: Enable int EX0: Enable This bit sets 0: Disable al 1: Enable int EX0: Enable This bit sets 0: Disable al 1: Enable int EX0: Enable	IEGF0ET2Bit6Bit5EA: Enable All Interrupt This bit globally enable tings.0: Disable all interrupt and 1: Enable each interrupt IEGF0: General Purpos This is a general purpo ET2: Enable Timer 2 In This bit sets the maskin 0: Disable Timer 2 inter 1: Enable interrupt reques ES0: Enable UART0 In This bit sets the maskin 0: Disable UART0 inter 1: Enable Interrupt reques EX1: Enable External In This bit sets the maskin 0: Disable external inte 1: Enable Interrupt reques EX0: Enable Imer 0 in This bit sets the maskin 0: Disable all Timer 0 in This bit sets the maskin 0: Disable all Timer 0 in This bit sets the maskin 0: Disable all Timer 0 in This bit sets the maskin 0: Disable all Timer 0 in This bit sets the maskin 0: Disable all Timer 0 in This bit sets the maskin 0: Disable all Timer 0 in This bit sets the maskin 0: Disable all Timer 0 in This bit sets the maskin 0: Disable all Timer 0 in This bit sets the maskin 0: Disable external In This bit sets the maskin<	IEGF0ET2ES0Bit6Bit5Bit4EA: Enable All Interrupts. This bit globally enables/disables a tings.0: Disable all interrupt sources. 1: Enable each interrupt according IEGF0: General Purpose Flag 0. This is a general purpose flag for u ET2: Enable Timer 2 Interrupt. This bit sets the masking of the Tir 0: Disable Timer 2 Interrupt. 1: Enable interrupt requests gener ES0: Enable UART0 Interrupt. This bit sets the masking of the UA 0: Disable UART0 interrupt. This bit sets the masking of the Tir 0: Disable UART0 interrupt. This bit sets the masking of the UA 0: Disable UART0 interrupt. This bit sets the masking of the Tir 0: Disable all Timer 1 Interrupt. This bit sets the masking of the Tir 0: Disable all Timer 1 Interrupt. This bit sets the masking of the Tir 0: Disable all Timer 1 Interrupt. This bit sets the masking of extern 0: Disable external Interrupt 1. This bit sets the masking of extern 0: Disable all Timer 0 Interrupt. This bit sets the masking of the Tir 0: Disable all Timer 0 Interrupt. This bit sets the masking of extern 0: Disable all Timer 0 Interrupt. This bit sets the masking of the Tir 0: Disable all Timer 0 Interrupt. This bit sets the masking of the Tir 0: Disable all Timer 0 Interrupt. This bit sets the masking of the Tir 0: Disable all Timer 0 Interrupt. This bit sets the masking of the Tir 0: Disable all Timer 0 Interrupt. This bit sets the masking of the Tir 0: Disable all Timer 0 Interrupt.	IEGF0ET2ES0ET1Bit6Bit5Bit4Bit3EA: Enable All Interrupts. This bit globally enables/disables all interrupts tings. 0: Disable all interrupt sources. 1: Enable each interrupt according to its individ IEGF0: General Purpose Flag 0. This is a general purpose flag for use under s ET2: Enable Timer 2 Interrupt. This bit sets the masking of the Timer 2 interr 0: Disable Timer 2 interrupt. 1: Enable interrupt requests generated by the ES0: Enable UART0 Interrupt. This bit sets the masking of the UART0 interrupt. 1: Enable UART0 interrupt. ET1: Enable Timer 1 Interrupt. This bit sets the masking of the Timer 1 interrupt. 0: Disable all Timer 1 interrupt. This bit sets the masking of the Timer 1 interrupt. This bit sets the masking of external interrupt 0: Disable external interrupt 1. 1: Enable External Interrupt 1. This bit sets the masking of external interrupt 0: Disable all Timer 0 Interrupt. This bit sets the masking of the Timer 0 interrupt 0: Disable all Timer 0 Interrupt 1. This bit sets the masking of external interrupt 0: Disable all Timer 0 Interrupt. This bit sets the masking of the Timer 0 interrupt 0: Disable all Timer 0 interrupt. This bit sets the masking of the Timer 0 interrupt 0: Disable all Timer 0 interrupt. This bit sets the masking of the Timer 0 interrupt 0: Disable all Timer 0 interrupt. This bit sets the masking of the Timer 0 interrupt 0: Disable all Timer 0 interrupt. This bit sets the masking of the Timer 0 interrupt 0: Disable all Timer 0 interrupt. This bit sets the masking of the Timer 0 interrupt 0: Disable all Timer 0 interrupt. This bit sets the masking of external interrupt 0. This bit sets the masking of external interrupt 0. This bit sets the masking of external interrupt 0. This bit sets the masking of external inter	IEGF0ET2ES0ET1EX1Bit6Bit5Bit4Bit3Bit2EA: Enable All Interrupts.This bit globally enables/disables all interrupts. It overridetings.0: Disable all interrupt sources.1: Enable each interrupt according to its individual mask stIEGF0: General Purpose Flag 0.This is a general purpose flag for use under software conET2: Enable Timer 2 Interrupt.This bit sets the masking of the Timer 2 interrupt.0: Disable Timer 2 interrupt.This bit sets the masking of the UART0 interrupt.0: Disable UART0 Interrupt.This bit sets the masking of the UART0 interrupt.0: Disable UART0 interrupt.1: Enable UART0 interrupt.1: Enable UART0 interrupt.1: Enable UART0 interrupt.1: Enable Timer 1 Interrupt.1: Enable External Interrupt.1: Enable interrupt requests generated by the TF1 flag.EX1: Enable External Interrupt 1.0: Disable all Timer 1 interrupt 1.1: Enable interrupt requests generated by the /INT1 inputET0: Enable External Interrupt 1.1: Enable interrupt requests generated by the /INT1 inputET0: Enable Timer 0 Interrupt.This bit sets the masking of the Timer 0 interrupt.0: Disable all Timer 0 Interrupt.1: Enable interrupt requests generated by the TF0 flag.EX0: Enable External Interrupt 0.0: Disable external Interrupt 0.0: Disable external Interrupt 0.0: Disable external Interrupt 0.0: Disable external Interrupt 0. </td <td>IEGF0ET2ES0ET1EX1ET0Bit6Bit5Bit4Bit3Bit2Bit1(bitCBit6Bit5Bit4Bit3Bit2Bit1(bitCCBit6Bit5Bit4Bit3Bit2Bit1(bitCCBit6Bit5Bit4Bit3Bit2Bit1(bitCCBit9Bit4Bit3Bit2Bit1(bit3CCBit6Bit5Bit4Bit3Bit2Bit1(bit3CDisable All Interrupts.It overrides the individing to its individual mask setting.It overrides the individing to its individual mask setting.IEGF0:General Purpose Flag 0.This is a general purpose flag for use under software control.ET2:ET2:Enable Timer 2 Interrupt.This bit sets the masking of the Timer 2 interrupt.1:Enable Interrupt requests generated by the TF2L or TF2H flags.ES0:Enable UART0 Interrupt.This bit sets the masking of the UART0 interrupt.1:Enable UART0 Interrupt.This bit sets the masking of the Timer 1 interrupt.1:Enable Interrupt requests generated by the TF1 flag.EX1:Enable Interrupt requests generated by the /INT1 input.ET0:Enable External Interrupt.1:Enable Interrupt requests generated by the /INT1 input.ET0:</td> <td>IEGF0ET2ES0ET1EX1ET0EX0Bit6Bit5Bit4Bit3Bit2Bit1Bit0(bit addressableEA: Enable All Interrupts.This bit globally enables/disables all interrupts. It overrides the individual interrtings.O: Disable all interrupt sources.1: Enable each interrupt according to its individual mask setting.IEGF0: General Purpose Flag 0.This is a general purpose flag for use under software control.ET2: Enable Timer 2 Interrupt.This bit sets the masking of the Timer 2 interrupt.O: Disable Timer 2 Interrupt.This bit sets the masking of the Timer 2 interrupt.O: Disable Timer 2 Interrupt.This bit sets the masking of the UART0 interrupt.O: Disable UART0 Interrupt.This bit sets the masking of the UART0 interrupt.O: Disable UART0 interrupt.This bit sets the masking of the Timer 1 interrupt.O: Disable IImer 1 Interrupt.This bit sets the masking of the Timer 1 interrupt.O: Disable all Timer 1 interrupt 1.O: Disable all Timer 1 interrupt 1.Disable External Interrupt 1.Disable External Interrupt 1.O: Disable external Interrupt 1.Disable External Interrupt 1.Disable Timer 0 Interrupt.D</td>	IEGF0ET2ES0ET1EX1ET0Bit6Bit5Bit4Bit3Bit2Bit1(bitCBit6Bit5Bit4Bit3Bit2Bit1(bitCCBit6Bit5Bit4Bit3Bit2Bit1(bitCCBit6Bit5Bit4Bit3Bit2Bit1(bitCCBit9Bit4Bit3Bit2Bit1(bit3CCBit6Bit5Bit4Bit3Bit2Bit1(bit3CDisable All Interrupts.It overrides the individing to its individual mask setting.It overrides the individing to its individual mask setting.IEGF0:General Purpose Flag 0.This is a general purpose flag for use under software control.ET2:ET2:Enable Timer 2 Interrupt.This bit sets the masking of the Timer 2 interrupt.1:Enable Interrupt requests generated by the TF2L or TF2H flags.ES0:Enable UART0 Interrupt.This bit sets the masking of the UART0 interrupt.1:Enable UART0 Interrupt.This bit sets the masking of the Timer 1 interrupt.1:Enable Interrupt requests generated by the TF1 flag.EX1:Enable Interrupt requests generated by the /INT1 input.ET0:Enable External Interrupt.1:Enable Interrupt requests generated by the /INT1 input.ET0:	IEGF0ET2ES0ET1EX1ET0EX0Bit6Bit5Bit4Bit3Bit2Bit1Bit0(bit addressableEA: Enable All Interrupts.This bit globally enables/disables all interrupts. It overrides the individual interrtings.O: Disable all interrupt sources.1: Enable each interrupt according to its individual mask setting.IEGF0: General Purpose Flag 0.This is a general purpose flag for use under software control.ET2: Enable Timer 2 Interrupt.This bit sets the masking of the Timer 2 interrupt.O: Disable Timer 2 Interrupt.This bit sets the masking of the Timer 2 interrupt.O: Disable Timer 2 Interrupt.This bit sets the masking of the UART0 interrupt.O: Disable UART0 Interrupt.This bit sets the masking of the UART0 interrupt.O: Disable UART0 interrupt.This bit sets the masking of the Timer 1 interrupt.O: Disable IImer 1 Interrupt.This bit sets the masking of the Timer 1 interrupt.O: Disable all Timer 1 interrupt 1.O: Disable all Timer 1 interrupt 1.Disable External Interrupt 1.Disable External Interrupt 1.O: Disable external Interrupt 1.Disable External Interrupt 1.Disable Timer 0 Interrupt.D

SFR Definition 8.7. IE: Interrupt Enable



8.4.2. Stop Mode

Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter Stop mode as soon as the instruction that sets the bit completes execution. In Stop mode the internal oscillator, CPU, and all digital peripherals are stopped; the state of the external oscillator circuit is not affected. Each analog peripheral (including the external oscillator circuit) may be shut down individually prior to entering Stop Mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address 0x0000.

If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the Stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to in STOP mode for longer than the MCD timeout of 100 μ sec.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
GF5	GF4	GF3	GF2	GF1	GF0	STOP	IDLE	0000000				
Bit7	Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 SFR Addres											
								0x87				
Bits7–2: GF5–GF0: General Purpose Flags 5-0. These are general purpose flags for use under software control.												
Bit1:	•	These are general purpose flags for use under software control. STOP: Stop Mode Select.										
Ditt.	Setting this			1 in Stop m	ode. This b	oit will alway	s be read	as 0.				
	1: CPU goes											
Bit0:	IDLE: Idle M	ode Select										
	Setting this bit will place the CIP-51 in Idle mode. This bit will always be read as 0.											
	•	•										
	1: CPU goes Ports, and A	s into Idle n	node (shuts	off clock to	CPU, but							

SFR Definition 8.12. PCON: Power Control



bit in register RSTSRC. See Figure 9.2 for V_{DD} monitor timing; note that the reset delay is not incurred after a V_{DD} monitor reset. See Table 9.2 for electrical characteristics of the V_{DD} monitor.

Important Note: Enabling the V_{DD} monitor will immediately generate a system reset. The device will then return from the reset state with the V_{DD} monitor enabled. Writing a logic '1' to the PORSF flag when the V_{DD} monitor is enabled does not cause a system reset.

9.3. External Reset

The external RST pin provides a means for external circuitry to force the device into a reset state. Asserting an active-low signal on the RST pin generates a reset; an external pullup and/or decoupling of the RST pin may be necessary to avoid erroneous noise-induced resets. See Table 9.2 for complete RST pin specifications. The PINRSF flag (RSTSRC.0) is set on exit from an external reset.

9.4. Missing Clock Detector Reset

The Missing Clock Detector (MCD) is a one-shot circuit that is triggered by the system clock. If the system clock remains high or low for more than 100 μ s, the one-shot will time out and generate a reset. After a MCD reset, the MCDRSF flag (RSTSRC.2) will read '1', signifying the MCD as the reset source; otherwise, this bit reads '0'. Writing a '1' to the MCDRSF bit enables the Missing Clock Detector; writing a '0' disables it. The state of the RST pin is unaffected by this reset.

9.5. Comparator0 Reset

Comparator0 can be configured as a reset source by writing a '1' to the CORSEF flag (RSTSRC.5). Comparator0 should be enabled and allowed to settle prior to writing to CORSEF to prevent any turn-on chatter on the output from generating an unwanted reset. The Comparator0 reset is active-low: if the non-inverting input voltage (on CP0+) is less than the inverting input voltage (on CP0–), the device is put into the reset state. After a Comparator0 reset, the CORSEF flag (RSTSRC.5) will read '1' signifying Comparator0 as the reset source; otherwise, this bit reads '0'. The state of the RST pin is unaffected by this reset.

9.6. PCA Watchdog Timer Reset

The programmable Watchdog Timer (WDT) function of the Programmable Counter Array (PCA) can be used to prevent software from running out of control during a system malfunction. The PCA WDT function can be enabled or disabled by software as described in **Section "16.3. Watchdog Timer Mode" on page 164**; the WDT is enabled and clocked by SYSCLK / 12 following any reset. If a system malfunction prevents user software from updating the WDT, a reset is generated and the WDTRSF bit (RSTSRC.5) is set to '1'. The state of the RST pin is unaffected by this reset.



C8051F300/1/2/3/4/5

NOTES:



SFR Definition 11.3. OSCXCN: External Oscillator Control

	D 444	D 444	-	-	5 4 4	5.44	5.444	5
		R/W XOSCMD1		R	R/W XFCN2	R/W XFCN1	R/W XFCN0	Reset Value
Bit7	Bit6	Bit5	Bit4		Bit2		Bit0	00000000
BIT	BIto	BItS	BI[4	Bit3	BItZ	Bit1	Bitu	SFR Address: 0xB1
								UXDI
Bit7:		ustal Oscillat	or Valid Flag.					
Ditr.	(Read only w							
	· ·		used or not ye	t stable.				
	•		nning and stat					
Bits6-4:	XOSCMD2-0): External C	scillator Mode	Bits.				
	00x: Externa	l Oscillator c	ircuit off.					
	010: Externa							
			ck Mode with o	•	-			
			with divide by	-				
	•		Mode with div	ide by 2	stage.			
	110: Crystal			by 2 of				
Bit3:	•		ode with divide Nrite = don't ca	•	ige.			
Bits2–0:			lator Frequenc		h Rits			
B102 0.	000-111: See		•					
	XFCN	Crystal (XC	DSCMD = 11x)	RC ()	(OSCMD =	10x) C	(XOSCMD	= 10x)
	000	f ≤ 3	32 kHz		f≤25 kHz		K Factor =	0.87
	001	32 kHz <	< f ≤ 84 kHz	25 k	Hz < f ≤ 50	kHz	K Factor =	= 2.6
	010	84 kHz <	∶f ≤ 225 kHz	50 kł	Hz < f ≤ 100	kHz	K Factor =	= 7.7
	011	225 kHz «	< f ≤ 590 kHz	100 k	$Hz < f \le 200$) kHz	K Factor =	= 22
	100	590 kHz <	< f ≤ 1.5 MHz	200 k	$Hz < f \le 400$) kHz	K Factor =	= 65
	101	1.5 MHz	$< f \le 4 MHz$	400 k	$Hz < f \le 800$) kHz	K Factor =	180
	110	4 MHz <	: f ≤ 10 MHz	800 k	Hz < f ≤ 1.6	MHz	K Factor =	664
	111	10 MHz «	< f ≤ 30 MHz	1.6 M	Hz < f ≤ 3.2	MHz	K Factor =	1590
CRYSTA		cuit from Fig	ure 11.1, Optic	n 1· XO	SCMD - 11	v)		
ORIGIA			natch crystal fr			^)		
	2				-			
RC MOD	E (Circuit fror	n Figure 11.1	I, Option 2; XC	SCMD	= 10x)			
			natch frequend					
	$f = 1.23(10^3)$	/ (R x C) , w	here					
	f = frequency							
	C = capacito	r value in pF						
	R = Pull-up ı	esistor value	e in kΩ					
C MODE	(Circuit from	Figure 11.1,	Option 3; XOS	SCMD =	10x)			
	•	•	r the oscillation		,	:		
	f = KF / (C x	V _{DD}), where	e		-			
	f = frequency	of oscillatio	n in MHz					
			(TAL2 pin in pl	=				
	$V_{DD} = Powe$	r Supply on I	MCU in volts					



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
WEAKP					T1E	TOE	ECIE	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:	
								0xE3	
Bit7: Bit6:	WEAKPUD: F 0: Weak Pull- 1: Weak Pull-	ups enable ups disable	d (except fo d.		ose I/O are	configured	as push-p	ull).	
DILO.	XBARE: Crossbar Enable. 0: Crossbar disabled. 1: Crossbar enabled.								
Bits5-3:	UNUSED: Re	ad = 000b.	Write = do	n't care.					
Bit2:	T1E: T1 Enat		nin						
	0: T1 unavaila 1: T1 routed t		pin.						
Bit1:	T0E: T0 Enat	•							
	0: T0 unavail		pin.						
Bit0:	1: T0 routed t ECIE: PCA0 0: ECI unava 1: ECI routed	Counter Inp	t pin.						

SFR Definition 12.3. XBR2: Port I/O Crossbar Register 2

12.3. General Purpose Port I/O

Port pins that remain unassigned by the Crossbar and are not used by analog peripherals can be used for general purpose I/O. Port0 is accessed through a corresponding special function register (SFR) that is both byte addressable and bit addressable. When writing to a Port, the value written to the SFR is latched to maintain the output data value at each pin. When reading, the logic levels of the Port's input pins are returned regardless of the XBRn settings (i.e., even when the pin is assigned to another signal by the Crossbar, the Port register can always read its corresponding Port I/O pin). The exception to this is the execution of the read-modify-write instructions. The read-modify-write instructions when operating on a Port SFR are the following: ANL, ORL, XRL, JBC, CPL, INC, DEC, DJNZ and MOV, CLR or SET, when the destination is an individual bit in a Port SFR. For these instructions, the value of the register (not the pin) is read, modified, and written back to the SFR.



C8051F300/1/2/3/4/5

NOTES:



Table 14.1. Timer Settings for Standard Baud Rates Using The Internal 24.5 MHzOscillator

		Frequency: 24.5 MHz											
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1–SCA0 (pre-scale select) ¹	T1M ¹	Timer 1 Reload Value (hex)						
	230400	-0.32%	106	SYSCLK	XX ²	1	0xCB						
	115200	-0.32%	212	SYSCLK	XX ²	1	0x96						
from Osc.	57600	0.15%	426	SYSCLK	XX ²	1	0x2B						
	28800	-0.32%	848	SYSCLK / 4	01	0	0x96						
SYSCLK Internal	14400	0.15%	1704	SYSCLK / 12	00	0	0xB9						
SY5 Inte	9600	-0.32%	2544	SYSCLK / 12	00	0	0x96						
	2400	-0.32%	10176	SYSCLK / 48	10	0	0x96						
	1200	0.15%	20448	SYSCLK / 48	10	0	0x2B						
Notes : 1. S	SCA1-SCA0 and	T1M bit definition	ons can be fou	nd in Section 15	5.1 .		·						

2. X = Don't care.

Table 14.2. Timer Settings for Standard Baud Rates Using an External 25 MHzOscillator

			Free	quency: 25.0 M	Hz		
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1–SCA0 (pre-scale select) ¹	T1M ¹	Timer 1 Reload Value (hex)
	230400	-0.47%	108	SYSCLK	XX ²	1	0xCA
	115200	0.45%	218	SYSCLK	XX ²	1	0x93
from Osc.	57600	-0.01%	434	SYSCLK	XX ²	1	0x27
	28800	0.45%	872	SYSCLK / 4	01	0	0x93
SYSCLK External	14400	-0.01%	1736	SYSCLK / 4	01	0	0x27
SYS Ext	9600	0.15%	2608	EXTCLK / 8	11	0	0x5D
	2400	0.45%	10464	SYSCLK / 48	10	0	0x93
	1200	-0.01%	20832	SYSCLK / 48	10	0	0x27
E .;	57600	-0.47%	432	EXTCLK / 8	11	0	0xE5
(from Osc.	28800	-0.47%	864	EXTCLK / 8	11	0	0xCA
CLF	14400	0.45%	1744	EXTCLK / 8	11	0	0x93
SYSCLK Internal	9600	0.15%	2608	EXTCLK / 8	11	0	0x5D

Notes:

1. SCA1–SCA0 and T1M bit definitions can be found in **Section 15.1**.

2. X = Don't care



Frequency: 11.0592 MHz										
Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) ¹	T1M ¹	Timer 1 Reload Value (hex)				
230400	0.00%	48	SYSCLK	XX ²	1	0xE8				
115200	0.00%	96	SYSCLK	XX ²	1	0xD0				
57600	0.00%	192	SYSCLK	XX ²	1	0xA0				
28800	0.00%	384	SYSCLK	XX ²	1	0x40				
14400	0.00%	768	SYSCLK / 12	00	0	0xE0				
9600	0.00%	1152	SYSCLK / 12	00	0	0xD0				
2400	0.00%	4608	SYSCLK / 12	00	0	0x40				
1200	0.00%	9216	SYSCLK / 48	10	0	0xA0				
230400	0.00%	48	EXTCLK / 8	11	0	0xFD				
115200	0.00%	96	EXTCLK / 8	11	0	0xFA				
57600	0.00%	192	EXTCLK / 8	11	0	0xF4				
28800	0.00%	384	EXTCLK / 8	11	0	0xE8				
14400	0.00%	768	EXTCLK / 8	11	0	0xD0				
9600	0.00%	1152	EXTCLK / 8	11	0	0xB8				
	Baud Rate (bps) 230400 115200 57600 28800 14400 9600 2400 1200 230400 2400 2400 1200 230400 115200 230400 115200 14400	Baud Rate (bps)% Error2304000.00%1152000.00%576000.00%288000.00%144000.00%96000.00%24000.00%12000.00%1152000.00%576000.00%288000.00%144000.00%	Target Baud Rate (bps) Baud Rate % Error Oscillator Divide Factor 230400 0.00% 48 115200 0.00% 96 57600 0.00% 192 28800 0.00% 384 14400 0.00% 768 9600 0.00% 1152 2400 0.00% 9216 230400 0.00% 98 115200 0.00% 9216 230400 0.00% 9216 230400 0.00% 9216 230400 0.00% 384 115200 0.00% 192 28800 0.00% 384 14400 0.00% 384	Target Baud Rate (bps) Baud Rate % Error Oscillator Divide Factor Timer Clock Source 230400 0.00% 48 SYSCLK 115200 0.00% 96 SYSCLK 57600 0.00% 192 SYSCLK 28800 0.00% 384 SYSCLK 14400 0.00% 768 SYSCLK/12 9600 0.00% 1152 SYSCLK/12 9600 0.00% 4608 SYSCLK/12 1200 0.00% 9216 SYSCLK/48 230400 0.00% 96 EXTCLK/8 115200 0.00% 9216 SYSCLK/48 230400 0.00% 192 EXTCLK/8 115200 0.00% 192 EXTCLK/8 28800 0.00% 384 EXTCLK/8 28800 0.00% 384 EXTCLK/8 14400 0.00% 768 EXTCLK/8	Target Baud Rate (bps)Baud Rate % ErrorOscillator Divide FactorTimer Clock SourceSCA1-SCA0 (pre-scale select)12304000.00%48SYSCLKXX21152000.00%96SYSCLKXX2576000.00%192SYSCLKXX2288000.00%384SYSCLKXX2144000.00%768SYSCLK / 120096000.00%1152SYSCLK / 120024000.00%4608SYSCLK / 120012000.00%9216SYSCLK / 48102304000.00%48EXTCLK / 8111152000.00%192EXTCLK / 8112304000.00%384EXTCLK / 811144000.00%384EXTCLK / 811288000.00%384EXTCLK / 811144000.00%768EXTCLK / 811	Target Baud Rate (bps)Baud Rate % ErrorOscillator Divide FactorTimer Clock SourceSCA1-SCA0 (pre-scale select)1T1M12304000.00%48SYSCLKXX211152000.00%96SYSCLKXX21576000.00%192SYSCLKXX21288000.00%384SYSCLKXX21144000.00%768SYSCLK/1200096000.00%1152SYSCLK/120002304000.00%4608SYSCLK/120002304000.00%9216SYSCLK/481002304000.00%96EXTCLK/81102304000.00%384EXTCLK/81101152000.00%384EXTCLK/81102304000.00%768EXTCLK/8110144000.00%384EXTCLK/8110				

Table 14.5. Timer Settings for Standard Baud Rates Using an External 11.0592 MHzOscillator

Notes:

1. SCA1–SCA0 and T1M bit definitions can be found in **Section 15.1**.

2. X = Don't care



16.2.3. High Speed Output Mode

In High Speed Output mode, a module's associated CEXn pin is toggled each time a match occurs between the PCA Counter and the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn) Setting the TOGn, MATn, and ECOMn bits in the PCA0CPMn register enables the High-Speed Output mode.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.




Figure 16.6. PCA High Speed Output Mode Diagram



16.3. Watchdog Timer Mode

A programmable watchdog timer (WDT) function is available through the PCA Module 2. The WDT is used to generate a reset if the time between writes to the WDT update register (PCA0CPH2) exceed a specified limit. The WDT can be configured and enabled/disabled as needed by software.

With the WDTE bit set in the PCA0MD register, Module 2 operates as a watchdog timer (WDT). The Module 2 high byte is compared to the PCA counter high byte; the Module 2 low byte holds the offset to be used when WDT updates are performed. The Watchdog Timer is enabled on reset. Writes to some PCA registers are restricted while the Watchdog Timer is enabled.

16.3.1. Watchdog Timer Operation

While the WDT is enabled:

- PCA counter is forced on.
- Writes to PCA0L and PCA0H are not allowed.
- PCA clock source bits (CPS2–CPS0) are frozen.
- PCA Idle control bit (CIDL) is frozen.
- Module 2 is forced into software timer mode.
- Writes to the module 2 mode register (PCA0CPM2) are disabled.

While the WDT is enabled, writes to the CR bit will not change the PCA counter state; the counter will run until the WDT is disabled. The PCA counter run control (CR) will read zero if the WDT is enabled but user software has not enabled the PCA counter. If a match occurs between PCA0CPH2 and PCA0H while the WDT is enabled, a reset will be generated. To prevent a WDT reset, the WDT may be updated with a write of any value to PCA0CPH2. Upon a PCA0CPH2 write, PCA0H plus the offset held in PCA0CPL2 is loaded into PCA0CPH2 (See Figure 16.10).




Figure 16.10. PCA Module 2 with Watchdog Timer Enabled



	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
CIDL	WDTE	WDLCK		CPS2	CPS1	CPS0	ECF	0100000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0xD9		
it7:	CIDL: PCA Counter/Timer Idle Control.									
	Specifies PCA behavior when CPU is in Idle Mode.									
	0: PCA continues to function normally while the system controller is in Idle Mode.									
:+C.	1: PCA operation is suspended while the system controller is in Idle Mode. WDTE: Watchdog Timer Enable									
Bit6:		0		is used as the	Watchdog	Timor				
	0: Watchde			15 0560 85 116	, watchuoy	Timer.				
		-		Vatchdog Time	<u>-</u> r					
Bit5:	WDLCK: V			-						
				chdog Timer E	nable. Whe	n WDLCK i	s set, the	Watchdog		
				il the next sys			, -	5		
	0: Watchde			•						
	1: Watchde	og Timer E	nable loc	ked.						
Bit4:	UNUSED.									
3its3–1:	CPS2–CPS0: PCA Counter/Timer Pulse Select.									
	These bits	select the	clock sou	Irce for the PC	A counter					
	CPS2	CPS1	CPS0			Timebase				
	CPS2	CPS1 0		System clock						
				System clock System clock	divided by	12				
	0	0	0 1	-	divided by divided by	12				
	0 0	0 0	0 1 0 1	System clock	divided by divided by ow	12 4	rate = sys	stem clock		
	0 0 0	0 0 1	0 1 0 1	System clock Timer 0 overfl High-to-low tra	divided by divided by ow	12 4	rate = sys	stem clock		
	0 0 0 0	0 0 1 1	0 1 0 1 0	System clock Timer 0 overfl High-to-low tra divided by 4)	divided by divided by ow ansitions or	12 4 n ECI (max	rate = sys	stem clock		
	0 0 0 1 1 1	0 0 1 1 0	0 1 0 1 0 1	System clock Timer 0 overfl High-to-low tra divided by 4) System clock	divided by divided by ow ansitions or	12 4 n ECI (max	rate = sys	stem clock		
	0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0 1 0 1 0	System clock Timer 0 overfl High-to-low tra divided by 4) System clock External clock	divided by divided by ow ansitions or	12 4 n ECI (max	rate = sys	stem clock		
	0 0 0 1 1 1 1 1	0 0 1 1 0 0 0 1 1 1	0 1 0 1 0 1 0 1 0 1	System clock Timer 0 overfl High-to-low tra divided by 4) System clock External clock Reserved	divided by divided by ow ansitions or adivided by	12 4 n ECI (max 8 [*]				
	0 0 0 1 1 1 1 *Note: Ext	0 0 1 1 0 0 1 1 1 rernal oscilla	0 1 0 1 0 1 0 1 0 1 ator source	System clock Timer 0 overfl High-to-low tra divided by 4) System clock External clock Reserved Reserved divided by 8 is	divided by divided by ow ansitions or a divided by synchronize	12 4 n ECI (max 8 [*]				
3itO:	0 0 0 1 1 1 1 *Note: Ext ECF: PCA	0 0 1 1 0 0 1 1 1 ternal oscilla Counter/T	0 1 0 1 0 1 0 1 0 1 ator source	System clock Timer 0 overfl High-to-low tra divided by 4) System clock External clock Reserved Reserved divided by 8 is	divided by divided by ow ansitions or divided by synchronize Enable.	12 4 n ECI (max 8 [*] d with the sy	stem clock			
3itO:	0 0 0 1 1 1 1 *Note: Ext ECF: PCA This bit se	0 0 1 1 0 0 1 1 cernal oscilla Counter/T ts the mas	0 1 0 1 0 1 0 1 0 1 ator source Timer Ove king of the	System clock Timer 0 overfl High-to-low tra divided by 4) System clock External clock Reserved Reserved divided by 8 is	divided by divided by ow ansitions or divided by synchronize Enable.	12 4 n ECI (max 8 [*] d with the sy	stem clock			
Bit0:	0 0 0 1 1 1 *Note: Ext ECF: PCA This bit se 0: Disable	0 0 1 1 0 0 1 1 cernal oscilla Counter/T ts the mas the CF interest of the conterest of the conte	0 1 0 1 0 1 0 1 ator source Timer Ove king of the errupt.	System clock Timer 0 overfl High-to-low tra divided by 4) System clock External clock Reserved Reserved divided by 8 is rflow Interrupt e PCA Counte	divided by divided by ow ansitions or a divided by synchronize Enable. r/Timer Ove	12 4 n ECI (max 8 [*] d with the sy erflow (CF)	stem clock			
BitO:	0 0 0 1 1 1 *Note: Ext ECF: PCA This bit se 0: Disable	0 0 1 1 0 0 1 1 cernal oscilla Counter/T ts the mas the CF interest of the conterest of the conte	0 1 0 1 0 1 0 1 ator source Timer Ove king of the errupt.	System clock Timer 0 overfl High-to-low tra divided by 4) System clock External clock Reserved Reserved divided by 8 is	divided by divided by ow ansitions or a divided by synchronize Enable. r/Timer Ove	12 4 n ECI (max 8 [*] d with the sy erflow (CF)	stem clock			
	0 0 0 1 1 1 1 *Note: Ext ECF: PCA This bit se 0: Disable 1: Enable a	0 0 1 1 0 0 1 1 cernal oscilla Counter/T ts the mas the CF inter a PCA Counter	0 1 0 1 0 1 0 1 ator source Timer Ove king of the errupt. unter/Time	System clock Timer 0 overfl High-to-low tra divided by 4) System clock External clock Reserved Reserved divided by 8 is rflow Interrupt e PCA Counte er Overflow int	divided by divided by ow ansitions or a divided by synchronize Enable. r/Timer Ove errupt wher	12 4 n ECI (max 8 [*] d with the sy erflow (CF) n CF (PCAC	stem clock interrupt. ICN.7) is	set.		
Note: Wh	0 0 0 1 1 1 1 *Note: Ext *Note: Ext ECF: PCA This bit se 0: Disable 1: Enable a	0 0 1 1 0 0 1 1 cernal oscillated ternal oscillated to the mass the CF into a PCA Counter TE bit is set	0 1 0 1 0 1 0 1 0 1 ator source king of the errupt. unter/Time set to '1',	System clock Timer 0 overfl High-to-low tra divided by 4) System clock External clock Reserved Reserved divided by 8 is rflow Interrupt e PCA Counte	divided by divided by ow ansitions or ansitions or divided by synchronize Enable. r/Timer Ove errupt wher register ca	12 4 n ECI (max 8 [*] d with the sy erflow (CF) n CF (PCAC annot be m	stem clock interrupt. ICN.7) is	set.		

SFR Definition 16.2. PCA0MD: PCA Mode

SFR Definition 16.3. PCA0CPMn: PCA Capture/Compare Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
PWM16		CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
2	2.00	2.10	2	2.10	2.12	2	2.10	0xDA, 0xDB, 0xDC				
PCA0CPI	Mn Address:	PCA0	CPM0 = 0x	DA (n = 0)								
PCA0CPM1 = 0xDB (n = 1)												
		PCA0	CPM2 = 0x	DC (n = 2)								
Bit7:	PWM16n: 16-bit Pulse Width Modulation Enable. This bit selects 16-bit mode when Pulse Width Modulation mode is enabled (PWMn = 1).											
			node when I	Julse Widtr	n Modulatio	n mode is e	nabled (PW	/Mn = 1).				
	0: 8-bit PW		1									
Bit6:	1: 16-bit PW ECOMn: Co			blo								
DILO.					tion for PC/	Module n						
	This bit enables/disables the comparator function for PCA Module n. 0: Disabled.											
	1: Enabled.											
Bit5:	CAPPn: Capture Positive Function Enable.											
	This bit enables/disables the positive edge capture for PCA Module n.											
	0: Disabled.											
	1: Enabled.											
Bit4:	CAPNn: Ca											
	This bit enables/disables the negative edge capture for PCA Module n.											
	0: Disabled.											
	1: Enabled.											
Bit3:	MATn: Matc				DOA 14							
	This bit enables/disables the match function for PCA Module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register											
			dule's capit	ire/compare	e register ca	ause the CC	FN DIT IN P	CAUMD register				
	to be set to logic 1. 0: Disabled.											
	1: Enabled.											
Bit2:		ale Function	Enable.									
	TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA Module n. When enabled, matches of the											
	PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to											
	toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.											
	0: Disabled.			-								
	1: Enabled.											
Bit1:	PWMn: Puls											
	This bit enables/disables the PWM function for PCA Module n. When enabled, a pulse width											
	modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit											
	mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Fre-											
	quency Out											
	0: Disabled.											
Rit0.	1: Enabled. ECCFn: Capture/Compare Flag Interrupt Enable.											
Bit0:	This bit sets		•	•		CEn) interr	unt					
					are nay (C		սբւ.					
	0: Disable CCFn interrupts. 1: Enable a Capture/Compare Flag interrupt request when CCFn is set.											
				,	1							



17.2. C2 Pin Sharing

The C2 protocol allows the C2 pins to be shared with user functions so that in-system debugging and Flash programming functions may be performed. This is possible because C2 communication is typically performed when the device is in the halt state, where all on-chip peripherals and user software are stalled. In this halted state, the C2 interface can safely 'borrow' the C2CK (normally RST) and C2D (normally P0.7) pins. In most applications, external resistors are required to isolate C2 interface traffic from the user application. A typical isolation configuration is shown in Figure 17.1.




Figure 17.1. Typical C2 Pin Sharing

The configuration in Figure 17.1 assumes the following:

- 1. The user input (b) cannot change state while the target device is halted.
- 2. The \overline{RST} pin on the target device is used as an input only.

Additional resistors may be necessary depending on the specific application.



DOCUMENT CHANGE LIST

Revision 2.3 to Revision 2.4

- Removed preliminary tag.
- Changed all references of MLP package to QFN package.
- Pinout chapter: Figure 4.3: Changed title to "Typical QFN-11 Solder Paste Mask."
- ADC chapter: Added reference to minimum tracking time in the Tracking Modes section.
- Comparators chapter: SFR Definition 7.3, CPT0MD: Updated the register reset value and the CP0 response time table.
- CIP51 chapter: Updated IDLE mode and recommendations.
- CIP51 chapter: Updated Interrupt behavior and EA recommendations.
- CIP51 chapter: SFR Definition 8.4, PSW: Clarified OV flag description.
- CIP51 chapter: SFR Definition 8.8, IP register: Changed "default priority order" to "low priority" for low priority descriptions.
- Reset Sources chapter: Clarified description of VDD Ramp Time.
- Reset Sources chapter: Table 9.2, "Reset Electrical Characteristics": Added VDD Ramp Time and changed "VDD POR Threshold" to "VDD Monitor Threshold."
- FLASH Memory chapter: Clarified descriptions of FLASH security features.
- Oscillators chapter: Table 11.1 "Internal Oscillator Electrical Characteristics": Added Calibrated Internal Oscillator specification over a smaller temperature range.
- Oscillators chapter: Clarified external crystal initialization steps and added a specific 32.768 kHz crystal example.
- Oscillators chapter: Clarified external capacitor example.
- SMBus chapter: Figure 14.5, SMB0CF register: Added a description of the behavior of Timer 3 in split mode if SMBTOE is set.
- Timers chapter: Changed references to "TL2" and "TH2" to "TMR2L" and "TMR2H," respectively.

Revision 2.4 to Revision 2.5

• Fixed variables and applied formatting changes.

Revision 2.5 to Revision 2.6

• Updated Table 1.1 Product Selection Guide to include Lead-free information.

Revision 2.6 to Revision 2.7

- Removed non-RoHS compliant devices from Table 1.1, "Product Selection Guide," on page 14.
- Added MIN and MAX specifications for ADC Offset Error and ADC Full Scale Error to Table 5.1, "ADC0 Electrical Characteristics," on page 47.
- Improved power supply specifications in Table 3.1, "Global Electrical Characteristics," on page 25.
- Added Section "10.4. Flash Write and Erase Guidelines" on page 94.
- Fixed minor typographical errors throughout.

Revision 2.7 to Revision 2.8

• Updated block diagram on page 1.

Revision 2.8 to Revision 2.9

- Updated QFN package drawings and notes.
- Added SOIC-14 package information.
- Added text to CPT0CN's SFR definition to indicate that the SFR is bit addressable.
- Changed SMBus maximum transfer speed from 1/10th system clock to 1/20th system clock in SMBus section.
- Added information pertaining to Slave Receiver and Slave Transmitter states in Table 13.4.
- Changed Table 5.1 and Figure 5.4 to indicate that 11 SAR clocks are needed for a SAR conversion to complete.
- Changed SCON0s SFR definition to show that SCON0 bit 6 always resets to a value of 1.

