

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I²C), UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	8
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	10-VFDFN Exposed Pad
Supplier Device Package	11-QFN (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f303-gm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.7. 8-Bit Analog to Digital Converter (C8051F300/2 Only)

The C8051F300/2 includes an on-chip 8-bit SAR ADC with a 10-channel differential input multiplexer and programmable gain amplifier. With a maximum throughput of 500 ksps, the ADC offers true 8-bit accuracy with an INL of \pm 1LSB. The ADC system includes a configurable analog multiplexer that selects both positive and negative ADC inputs. Each Port pin is available as an ADC input; additionally, the on-chip Temperature Sensor output and the power supply voltage (V_{DD}) are available as ADC inputs. User firmware may shut down the ADC to save power.

The integrated programmable gain amplifier (PGA) amplifies the ADC input by 0.5, 1, 2, or 4 as defined by user software. The gain stage is especially useful when different ADC input channels have widely varied input voltage signals, or when it is necessary to "zoom in" on a signal with a large DC offset.

Conversions can be started in five ways: a software command, an overflow of Timer 0, 1, or 2, or an external convert start signal. This flexibility allows the start of conversion to be triggered by software events, a periodic signal (timer overflows), or external HW signals. Conversion completions are indicated by a status bit and an interrupt (if enabled). The resulting 8-bit data word is latched into an SFR upon completion of a conversion.

Window compare registers for the ADC data can be configured to interrupt the controller when ADC data is either within or outside of a specified range. The ADC can monitor a key voltage continuously in background mode, but not interrupt the controller unless the converted data is within/outside the specified range.







4. Pinout and Package Definitions

Table 4.1. Pin Definitions for the C8051F300/1/2/3/4/5

Name	Pin	Pin	Туре	Description
	F300/1/2/3/4/5	F300/1/2/3/4/5		
		5	A In	External Valtage Deference Innut
VREF /	1	Э	A IN	External voltage Reference Input.
P0.0			D I/O or	Port 0.0. See Section 12 for complete description.
			A In	
P0.1	2	6	D I/O or	Port 0.1. See Section 12 for complete description.
			A In	
V _{DD}	3	7		Power Supply Voltage.
XTAL1 /	4	8	A In	Crystal Input. This pin is the external oscillator cir-
				cuit return for a crystal or ceramic resonator. See
				Section 11.2.
P0.2			DI/O or	Port 0.2 Sec Section 12 for complete description
VTALO /		40		
XTAL2/	5	10	A Out	Crystal Input/Output. For an external crystal or res-
				the external clock input for CMOS canacitor or RC
				network configurations. See Section 11.2
P0.3			D I/O	Port 0.3. See Section 12 for complete description.
P0.4	6	12	D I/O or	Port 0.4. See Section 12 for complete description.
			A In	
P0.5	7	13	D I/O or	Port 0.5. See Section 12 for complete description.
			A In	
C2CK /	8	14	D I/O	Clock signal for the C2 Development Interface.
RST			D I/O	Device Reset. Open-drain output of internal POR or
				V _{DD} monitor. An external source can initiate a sys-
				tem reset by driving this pin low for at least 10 μ s.
P0.6 /	9	1	D I/O or	Port 0.6. See Section 12 for complete description.
			A In	
CNVSTR			D I/O	ADC External Convert Start Input Strobe.
C2D /	10	2	D I/O	Data signal for the C2 Development Interface.
P0 7				Port 0.7 See Section 12 for complete description
1 0.7			Aln	
GND	11	3		Ground
N.C. pins	for F30x GP pag	kages: 4 9 11		



C8051F300/1/2/3/4/5



Figure 5.2. Typical Temperature Sensor Transfer Function

The uncalibrated temperature sensor output is extremely linear and suitable for relative temperature measurements (see Table 5.1 for linearity specifications). For absolute temperature measurements, gain and/ or offset calibration is recommended. Typically a 1-point calibration includes the following steps:

- Step 1. Control/measure the ambient temperature (this temperature must be known).
- Step 2. Power the device, and delay for a few seconds to allow for self-heating.
- Step 3. Perform an ADC conversion with the temperature sensor selected as the positive input and GND selected as the negative input.
- Step 4. Calculate the offset and/or gain characteristics, and store these values in non-volatile memory for use with subsequent temperature sensor measurements.

Figure 5.3 shows the typical temperature sensor error assuming a 1-point calibration at 25 °C. Note that parameters which affect ADC measurement, in particular the voltage reference value, will also affect temperature measurement.



5.3.2. Tracking Modes

According to Table 5.1 on page 47, each ADC0 conversion must be preceded by a minimum tracking time for the converted result to be accurate. The AD0TM bit in register ADC0CN controls the ADC0 track-and-hold mode. In its default state, the ADC0 input is continuously tracked except when a conversion is in progress. When the AD0TM bit is logic 1, ADC0 operates in low-power track-and-hold mode. In this mode, each conversion is preceded by a tracking period of 3 SAR clocks (after the start-of-conversion signal). When the CNVSTR signal is used to initiate conversions in low-power tracking mode, ADC0 tracks only when CNVSTR is low; conversion begins on the rising edge of CNVSTR (see Figure 5.4). Tracking can also be disabled (shutdown) when the device is in low power standby or sleep modes. Low-power track-and-hold mode is also useful when AMUX or PGA settings are frequently changed, due to the settling time requirements described in **Section "5.3.3. Settling Time Requirements" on page 41**.



Figure 5.4. 8-Bit ADC Track and Conversion Example Timing



SFR Definition 5.4. ADC0CN: ADC0 Control (C8051F300/2)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
AD0EN	AD0TM	AD0INT	AD0BUSY	ADOWINT	AD0CM2	AD0CM1	AD0CM0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
						(bi	t addressable	⇒) 0xE8			
Bit7:	AD0EN: AD	C0 Enable	Bit.								
	0: ADC0 Dis	abled. ADC	C0 is in low-	power shutc	lown.						
BHA	1: ADC0 Ena	abled. ADC	0 is active a	and ready fo	r data conv	versions.					
Bit6:	ADUTM: ADCU Track Mode Bit.										
		ack mode:	when ADC	U is enabled	a, tracking is	s continuou	s uniess a	conversion			
	1: Low power	S. ar Trock Mc	do: Trockin	a Dofined by		0 hite (coo	holow)				
Rit5.		CO Conver	sion Comple	ate Interrunt	Flag		DelOw).				
Dito.	0: ADC0 has	s not compl	leted a data	conversion	since the la	ast time AD)INT was o	cleared.			
	1: ADC0 has	s completed	d a data cor	version.							
Bit4:	AD0BUSY: A	ADC0 ['] Busy	/ Bit.								
	Read: Unus	ed.									
	Write:										
	0: No Effect.										
	1: Initiates A	DC0 Conv	ersion if AD	0CM2-0 = 0	00b						
Bit3:	ADOWINT: A	DC0 Wind	ow Compar	e Interrupt F	lag.		0				
	0: ADC0 Wir	ndow Comp	Darison Data	a match has	not occurre	ed since this	s flag was	last cleared.			
Bite2_0.		ADC0 Star	t of Convers	a maich nas sion Mode S	occurred.						
DII32-0.	When AD0T	M = 0									
	000: ADC0 d	conversion	initiated on	everv write	of '1' to AD	0BUSY.					
	001: ADC0 d	conversion	initiated on	overflow of	Timer 0.						
	010: ADC0 o	conversion	initiated on	overflow of	Timer 2.						
	011: ADC0 c	conversion	initiated on	overflow of	Timer 1.						
	1xx: ADC0 c	conversion	initiated on	rising edge	of external	CNVSTR.					
	When AD0T	M = 1:			o.,						
	000: Trackin	g initiated of	on write of "	I' to ADUBU	SY and las	ts 3 SAR cl	OCKS, follo	wed by con-			
	Version.	a initiated (on overflow	of Timor 0 a	and lacto 2.9		followed	by convor			
	sion	y millaleu (JII OVEIIIOW		110 10515 5	SAN CIUCKS	, ionoweu i	Jy conver-			
	010: Tracking initiated on overflow of Timer 2 and lasts 3 SAR clocks, followed by conver-										
	sion										
	011: Trackin	g initiated o	on overflow	of Timer 1 a	nd lasts 3 S	SAR clocks,	followed b	by conver-			
	sion.	-						-			
	1xx: ADC0 t	racks only	when CNVS	STR input is	logic low; c	onversion s	tarts on ris	sing			
	CNVSTR ed	ge.									



C8051F300/1/2/3/4/5

The output of Comparator0 can be polled in software, used as an interrupt source, and/or routed to a Port pin. When routed to a Port pin, the Comparator0 output is available asynchronous or synchronous to the system clock; the asynchronous output is available even in STOP mode (with no system clock active). When disabled, the Comparator0 output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, and its supply current falls to less than 100 nA. See **Section "12.1. Priority Crossbar Decoder" on page 104** for details on configuring the Comparator0 output via the digital Crossbar. Comparator0 inputs can be externally driven from -0.25 to (V_{DD}) + 0.25 V without damage or upset. The complete electrical specifications for Comparator0 are given in Table 7.1.

The Comparator0 response time may be configured in software via the CP0MD1-0 bits in register CPT0MD (see SFR Definition 7.3). Selecting a longer response time reduces the amount of power consumed by Comparator0. See Table 7.1 for complete timing and power consumption specifications.





The hysteresis of Comparator0 is software-programmable via its Comparator0 Control register (CPT0CN). The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negative-going symmetry of this hysteresis around the threshold voltage.

The Comparator0 hysteresis is programmed using Bits3–0 in the Comparator0 Control Register CPT0CN (shown in SFR Definition 7.1). The amount of negative hysteresis voltage is determined by the settings of the CP0HYN bits. As shown in Figure 7.2, settings of 20, 10 or 5 mV of negative hysteresis can be programmed, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CP0HYP bits.



Table 7.1. Comparator0 Electrical Characteristics V_{DD} = 3.0 V, -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Response Time:	CP0+ - CP0- = 100 mV	—	100		ns
Mode 0, Vcm* = 1.5 V	CP0+ - CP0- = -100 mV	<u> </u>	250	—	ns
Response Time:	CP0+ - CP0- = 100 mV	—	175		ns
Mode 1, Vcm* = 1.5 V	CP0+ - CP0- = -100 mV	—	500		ns
Response Time:	CP0+ - CP0- = 100 mV	—	320		ns
Mode 2, Vcm* = 1.5 V	CP0+ - CP0- = -100 mV	<u> </u>	1100	—	ns
Response Time:	CP0+ - CP0- = 100 mV	<u> </u>	1050	—	ns
Mode 3, Vcm* = 1.5 V	CP0+ - CP0- = -100 mV	<u> </u>	5200	—	ns
Common-Mode Rejection Ratio		-	1.5	4	mV/V
Positive Hysteresis 1	CP0HYP1–0 = 00	—	0	1	mV
Positive Hysteresis 2	CP0HYP1-0 = 01	3	5	7	mV
Positive Hysteresis 3	CP0HYP1-0 = 10	7	10	15	mV
Positive Hysteresis 4	CP0HYP1-0 = 11	15	20	25	mV
Negative Hysteresis 1	CP0HYN1-0 = 00	<u> </u>	0	1	mV
Negative Hysteresis 2	CP0HYN1-0 = 01	3	5	7	mV
Negative Hysteresis 3	CP0HYN1-0 = 10	7	10	15	mV
Negative Hysteresis 4	CP0HYN1-0 = 11	15	20	25	mV
Inverting or Non-Inverting Input Voltage Range		-0.25	—	V _{DD} + 0.25	V
Input Capacitance		 –	7	—	pF
Input Bias Current		-5	0.001	+5	nA
Input Offset Voltage		-5	—	+5	mV
	Power Supply		1	·	
Power Supply Rejection		—	0.1	1	mV/V
Power-up Time		 –	10	—	μs
	Mode 0	 –	7.6	—	μA
Supply Current at DC	Mode 1	 –	3.2	—	μA
	Mode 2	 –	1.3	—	μA
	Mode 3	 –	0.4	—	μA
*Note: Vcm is the common-mo	de voltage on CP0+ and CP0–.	1	1	·	



CIP-51 Instruction Set Summary, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.

8.1.2. MOVX Instruction and Program Memory

The MOVX instruction is typically used to access external data memory (Note: the C8051F300/1/2/3/4/5 does not support external data or program memory). In the CIP-51, the MOVX instruction accesses the onchip program memory space implemented as re-programmable Flash memory. This feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to **Section "10. Flash Memory" on page 89** for further details.

Mnemonic	Description	Bytes	Clock Cycles						
Arithmetic Operations									
ADD A, Rn	Add register to A	1	1						
ADD A, direct	Add direct byte to A	2	2						
ADD A, @Ri	Add indirect RAM to A	1	2						
ADD A, #data	Add immediate to A	2	2						
ADDC A, Rn	Add register to A with carry	1	1						
ADDC A, direct	Add direct byte to A with carry	2	2						
ADDC A, @Ri	Add indirect RAM to A with carry	1	2						
ADDC A, #data	Add immediate to A with carry	2	2						
SUBB A, Rn	Subtract register from A with borrow	1	1						
SUBB A, direct	Subtract direct byte from A with borrow	2	2						
SUBB A, @Ri	Subtract indirect RAM from A with borrow	1	2						
SUBB A, #data	Subtract immediate from A with borrow	2	2						
INC A	Increment A	1	1						
INC Rn	Increment register	1	1						
INC direct	Increment direct byte	2	2						
INC @Ri	Increment indirect RAM	1	2						
DEC A	Decrement A	1	1						
DEC Rn	Decrement register	1	1						
DEC direct	Decrement direct byte	2	2						
DEC @Ri	Decrement indirect RAM	1	2						
INC DPTR	Increment Data Pointer	1	1						
MUL AB	Multiply A and B	1	4						
DIV AB	Divide A by B	1	8						
DA A	Decimal adjust A	1	1						
	Logical Operations								
ANL A, Rn	AND Register to A	1	1						
ANL A, direct	AND direct byte to A	2	2						
ANLA, @Ri	AND indirect RAM to A	1	2						
ANL A, #data	AND immediate to A	2	2						

Table 8.1. CIP-51 Instruction Set Summary



Mnemonic Description		Bytes	Clock Cycles
ANL direct, A	AND A to direct byte	2	2
ANL direct, #data	AND immediate to direct byte	3	3
ORL A, Rn	OR Register to A	1	1
ORL A, direct	OR direct byte to A	2	2
ORL A, @Ri	OR indirect RAM to A	1	2
ORL A, #data	OR immediate to A	2	2
ORL direct, A	OR A to direct byte	2	2
ORL direct, #data	OR immediate to direct byte	3	3
XRL A, Rn	Exclusive-OR Register to A	1	1
XRL A, direct	Exclusive-OR direct byte to A	2	2
XRL A, @Ri	Exclusive-OR indirect RAM to A	1	2
XRL A, #data	Exclusive-OR immediate to A	2	2
XRL direct, A	Exclusive-OR A to direct byte	2	2
XRL direct, #data	Exclusive-OR immediate to direct byte	3	3
CLR A	Clear A	1	1
CPL A	Complement A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through Carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through Carry	1	1
SWAP A	Swap nibbles of A	1	1
	Data Transfer		·
MOV A, Rn	Move Register to A	1	1
MOV A, direct	Move direct byte to A	2	2
MOV A, @Ri	Move indirect RAM to A	1	2
MOV A, #data	Move immediate to A	2	2
MOV Rn, A	Move A to Register	1	1
MOV Rn, direct	Move direct byte to Register	2	2
MOV Rn, #data	Move immediate to Register	2	2
MOV direct, A	Move A to direct byte	2	2
MOV direct, Rn	Move Register to direct byte	2	2
MOV direct, direct	Move direct byte to direct byte	3	3
MOV direct, @Ri	Move indirect RAM to direct byte	2	2
MOV direct, #data	Move immediate to direct byte	3	3
MOV @Ri, A	Move A to indirect RAM	1	2
MOV @Ri, direct	Move direct byte to indirect RAM	2	2
MOV @Ri. #data	Move immediate to indirect RAM	2	2

Table 8.1. CIP-51 Instruction Set Summary (Continued)



3

3

3

1

Load DPTR with 16-bit constant

Move code byte relative DPTR to A

MOV DPTR, #data16

MOVC A, @A+DPTR

9.7. Flash Error Reset

If a Flash read/write/erase or program read targets an illegal address, a system reset is generated. This may occur due to any of the following:

- A Flash write or erase is attempted above user code space. This occurs when PSWE is set to '1' and a MOVX operation is attempted above the user code space address limit.
- A Flash read is attempted above user code space. This occurs when a MOVC operation is attempted above the user code space address limit.
- A Program read is attempted above user code space. This occurs when user code attempts to branch to an address above the user code space address limit.

Device	User Code Space Address Limit
C8051F300/1/2/3	0x1DFF
C8051F304	0x0FFF
C8051F305	0x07FF

Table 9.1. User Code Space Address Limits

The FERROR bit (RSTSRC.6) is set following a Flash error reset. The state of the \overline{RST} pin is unaffected by this reset.

9.8. Software Reset

Software may force a reset by writing a '1' to the SWRSF bit (RSTSRC.4). The SWRSF bit will read '1' following a software forced reset. The state of the RST pin is unaffected by this reset.

Table 9.2. Reset Electrical Characteristics

-40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
RST Output Low Voltage	$I_{OL} = 8.5 \text{ mA}, V_{DD} = 2.7 \text{ V to}$ 3.6 V	—		0.6	V
RST Input High Voltage		$0.7 \mathrm{x} \mathrm{V}_\mathrm{DD}$		—	V
RST Input Low Voltage		—		$0.3 \times V_{DD}$	
RST Input Leakage Current	RST = 0.0 V	—	25	40	μA
V_{DD} Monitor Threshold (V_{RST})		2.40	2.55	2.70	V
Missing Clock Detector Timeout	Time from last system clock ris- ing edge to reset initiation	100	220	500	μs
Reset Time Delay	Delay between release of any reset source and code execution at location 0x0000	5.0	_	_	μs
Minimum RST Low Time to Generate a System Reset		15		—	μs
V _{DD} Ramp Time	$V_{DD} = 0$ to V_{RST}	_	_	1	ms



10. Flash Memory

On-chip, reprogrammable Flash memory is included for program code and non-volatile data storage. The Flash memory can be programmed in-system, a single byte at a time, through the C2 interface or by software using the MOVX instruction. Once cleared to logic 0, a Flash bit must be erased to set it back to logic 1. Flash bytes would typically be erased (set to 0xFF) before being reprogrammed. The write and erase operations are automatically timed by hardware for proper execution; data polling to determine the end of the write/erase operation is not required. Code execution is stalled during a Flash write/erase operation. Refer to Table 10.1 for complete Flash memory electrical characteristics.

10.1. Programming The Flash Memory

The simplest means of programming the Flash memory is through the C2 interface using programming tools provided by Silicon Labs or a third party vendor. This is the only means for programming a non-initialized device. For details on the C2 commands to program Flash memory, see **Section "17. C2 Interface" on page 173**.

To ensure the integrity of Flash contents, it is strongly recommended that the on-chip V_{DD} Monitor be enabled in any system that includes code that writes and/or erases Flash memory from software.

10.1.1. Flash Lock and Key Functions

Flash writes and erases by user software are protected with a lock and key function; Flash reads by user software are unrestricted. The Flash Lock and Key Register (FLKEY) must be written with the correct key codes, in sequence, before Flash operations may be performed. The key codes are: 0xA5, 0xF1. The timing does not matter, but the codes must be written in order. If the key codes are written out of order, or the wrong codes are written, Flash writes and erases will be disabled until the next system reset. Flash writes and erases will also be disabled if a Flash write or erase is attempted before the key codes have been written properly. The Flash lock resets after each write or erase; the key codes must be written again before a following Flash operation can be performed. The FLKEY register is detailed in SFR Definition 10.2.

10.1.2. Flash Erase Procedure

The Flash memory can be programmed by software using the MOVX instruction with the address and data byte to be programmed provided as normal operands. Before writing to Flash memory using MOVX, Flash write operations must be enabled by: (1) setting the PSWE Program Store Write Enable bit (PSCTL.0) to logic 1 (this directs the MOVX writes to target Flash memory); and (2) Writing the Flash key codes in sequence to the Flash Lock register (FLKEY). The PSWE bit remains set until cleared by software.

A write to Flash memory can clear bits but cannot set them; only an erase operation can set bits in Flash. **A byte location to be programmed should be erased before a new value is written.** The 8k byte Flash memory is organized in 512-byte pages. The erase operation applies to an entire page (setting all bytes in the page to 0xFF). To erase an entire 512-byte page, perform the following steps:

- Step 1. Disable interrupts (recommended).
- Step 2. Set the Program Store Erase Enable bit (PSEE in the PSCTL register).
- Step 3. Set the Program Store Write Enable bit (PSWE in the PSCTL register).
- Step 4. Write the first key code to FLKEY: 0xA5.
- Step 5. Write the second key code to FLKEY: 0xF1.
- Step 6. Using the MOVX instruction, write a data byte to any location within the 512-byte page to be erased.



11. Oscillators

C8051F300/1/2/3/4/5 devices include a programmable internal oscillator and an external oscillator drive circuit. The internal oscillator can be enabled/disabled and calibrated using the OSCICN and OSCICL registers, as shown in Figure 11.1. The system clock can be sourced by the external oscillator circuit, the internal oscillator, or a scaled version of the internal oscillator. The internal oscillator's electrical specifications are given in Table 11.1 on page 99.



Figure 11.1. Oscillator Diagram

11.1. Programmable Internal Oscillator

All C8051F300/1/2/3/4/5 devices include a programmable internal oscillator that defaults as the system clock after a system reset. The internal oscillator period can be adjusted via the OSCICL register as defined by SFR Definition 11.1. On C8051F300/1 devices, OSCICL is factory calibrated to obtain a 24.5 MHz frequency. On C8051F302/3/4/5 devices, the oscillator frequency is a nominal 20 MHz and may vary $\pm 20\%$ from device-to-device.

Electrical specifications for the precision internal oscillator are given in Table 11.1 on page 99. The programmed internal oscillator frequency must not exceed 25 MHz. Note that the system clock may be derived from the programmed internal oscillator divided by 1, 2, 4, or 8, as defined by the IFCN bits in register OSCICN. The divide value defaults to 8 following a reset.



11.4. External Crystal Example

If a crystal or ceramic resonator is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 11.1, Option 1. The External Oscillator Frequency Control value (XFCN) should be chosen from the Crystal column of the table in SFR Definition 11.3 (OSCXCN register). For example, an 11.0592 MHz crystal requires an XFCN setting of 111b.

When the crystal oscillator is first enabled, the oscillator amplitude detection circuit requires a settling time to achieve proper bias. Introducing a delay of 1 ms between enabling the oscillator and checking the XTLVLD bit will prevent a premature switch to the external oscillator as the system clock. Switching to the external oscillator before the crystal oscillator has stabilized can result in unpredictable behavior. The recommended procedure is:

- Step 1. Force the XTAL1 and XTAL2 pins low by writing 0's to the port latch.
- Step 2. Configure XTAL1 and XTAL2 as analog inputs.
- Step 3. Enable the external oscillator.
- Step 4. Wait at least 1 ms.
- Step 5. Poll for XTLVLD => '1'.
- Step 6. Switch the system clock to the external oscillator.

Note: Tuning-fork crystals may require additional settling time before XTLVLD returns a valid result.

The capacitors shown in the external crystal configuration provide the load capacitance required by the crystal for correct oscillation. These capacitors are "in series" as seen by the crystal and "in parallel" with the stray capacitance of the XTAL1 and XTAL2 pins.

Note: The load capacitance depends upon the crystal and the manufacturer. Please refer to the crystal data sheet when completing these calculations.

For example, a tuning-fork crystal of 32.768 kHz with a recommended load capacitance of 12.5 pF should use the configuration shown in Figure 12.1, Option 1. The total value of the capacitors and the stray capacitance of the XTAL pins should equal 25 pF. With a stray capacitance of 3 pF per pin, the 22 pF capacitors yield an equivalent capacitance of 12.5 pF across the crystal, as shown in Figure 11.2.



Figure 11.2. 32.768 kHz External Crystal Example



I								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
WEAKP	UD XBARE	—		—	T1E	T0E	ECIE	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xE3
Bit7:	WEAKPUD: F	Port I/O We	ak Pull-up l	Disable.				
	0: Weak Pull-	ups enable	d (except fo	or Ports who	ose I/O are	configured	as push-p	bull).
	1: Weak Pull-	ups disable	ed.					
Bit6:	XBARE: Cros	ssbar Enabl	e.					
	0: Crossbar d	lisabled.						
	1: Crossbar e	enabled.						
Bits5–3:	UNUSED: Re	ad = 000b.	Write = do	n't care.				
Bit2:	T1E: T1 Enat	ole.	_					
	0: T1 unavaila	able at Port	pin.					
544	1: T1 routed t	o Port pin.						
Bit1:	10E: 10 Enat	ole.						
	0: 10 unavaila	able at Port	pin.					
D:40.		o Port pin.	ut Enchlo					
BITU:		Counter Inp	out Enable.					
	0. ECI unava	to Dort nin	n pin.					
		to Fort pin						

SFR Definition 12.3. XBR2: Port I/O Crossbar Register 2

12.3. General Purpose Port I/O

Port pins that remain unassigned by the Crossbar and are not used by analog peripherals can be used for general purpose I/O. Port0 is accessed through a corresponding special function register (SFR) that is both byte addressable and bit addressable. When writing to a Port, the value written to the SFR is latched to maintain the output data value at each pin. When reading, the logic levels of the Port's input pins are returned regardless of the XBRn settings (i.e., even when the pin is assigned to another signal by the Crossbar, the Port register can always read its corresponding Port I/O pin). The exception to this is the execution of the read-modify-write instructions. The read-modify-write instructions when operating on a Port SFR are the following: ANL, ORL, XRL, JBC, CPL, INC, DEC, DJNZ and MOV, CLR or SET, when the destination is an individual bit in a Port SFR. For these instructions, the value of the register (not the pin) is read, modified, and written back to the SFR.



Table 14.6. Timer Settings for Standard Baud Rates Using an External 3.6864 MHZ
Oscillator

	Frequency: 3.6864 MHz									
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1–SCA0 (pre-scale select) ¹	T1M ¹	Timer 1 Reload Value (hex)			
	230400	0.00%	16	SYSCLK	XX ²	1	0xF8			
	115200	0.00%	32	SYSCLK	XX ²	1	0xF0			
om sc.	57600	0.00%	64	SYSCLK	XX ²	1	0xE0			
.K fr al O	28800	0.00%	128	SYSCLK	XX ²	1	0xC0			
SCL	14400	0.00%	256	SYSCLK	XX ²	1	0x80			
SΥ: Ext	9600	0.00%	384	SYSCLK	XX ²	1	0x40			
	2400	0.00%	1536	SYSCLK / 12	00	0	0xC0			
	1200	0.00%	3072	SYSCLK / 12	00	0	0x80			
	230400	0.00%	16	EXTCLK / 8	11	0	0xFF			
om sc.	115200	0.00%	32	EXTCLK / 8	11	0	0xFE			
N Fr	57600	0.00%	64	EXTCLK / 8	11	0	0xFC			
SCL	28800	0.00%	128	EXTCLK / 8	11	0	0xF8			
SY5 Inte	14400	0.00%	256	EXTCLK / 8	11	0	0xF0			
	9600	0.00%	384	EXTCLK / 8	11	0	0xE8			

Notes:

1. SCA1–SCA0 and T1M bit definitions can be found in **Section 15.1**.

2. X = Don't care



15.1.2. Mode 1: 16-bit Counter/Timer

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.

15.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from all ones to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal /INT0 is active as defined by bit IN0PL in register IT01CF (see **Section "8.3.2. External Interrupts" on page 73** for details on the external input signals /INT0 and /INT1).



Figure 15.2. T0 Mode 2 Block Diagram



SFR Definition 15.3. CKCON: Clock Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
—	T2MH	T2ML	T1M	TOM	_	SCA1	SCA0	0000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x8E			
Bit7:	UNUSED.	Read = 0b	, Write = don	't care.							
Bit6:	T2MH: Tim	ner 2 High	, Byte Clock Se	elect							
	This bit se	ects the cl	ock supplied	to the Time	er 2 high byt	te if Timer 2	is configu	red in split 8-			
	bit timer mode. T2MH is ignored if Timer 2 is in any other mode.										
	0. Timer 2 1. Timer 2	high byte i	uses the clock	em clock			IRZUN.				
Bit5:	T2ML: Tim	er 2 Low E	Byte Clock Se	lect							
	This bit se	ects the cl	ock supplied	to Timer 2.	If Timer 2 is	s configure	d in split 8-	-bit timer			
	mode, this	bit selects	the clock sup	oplied to the	e lower 8-bi	t timer.	DOON				
	0: Timer 2 1: Timer 2	low byte u	ses the clock	defined by	the T2XCL	.K bit in TM	R2CN.				
Bit4:	T1M: Time	r 1 Clock S	Select.	III CIUCK.							
	This select	the clock	source suppli	ed to Time	r 1. T1M is i	ignored whe	en C/T1 is	set to logic 1.			
	0: Timer 1	uses the c	lock defined l	by the pres	cale bits, So	CA1-SCA0					
D:40.	1: Timer 1	uses the s	ystem clock.								
BI[3:	TUIVI: TIME	r U Clock 3 Acts the cl	ock source si	unnlied to T	imer () T()	l is ignored	when C/T	0 is set to			
	logic 1.					in is ignored		0 13 301 10			
	0: Counter	/Timer 0 us	ses the clock	defined by	the prescal	le bits, SCA	1-SCA0.				
	1: Counter	/Timer 0 us	ses the syste	m clock.							
Bitc1 0:	UNUSED.	Read = 0b), Write = don	't care.							
DIIS I=0.	These bits	control the	e division of the	ne clock su	polied to Tir	mer 0 and/c	or Timer 1	if configured			
	to use pres	scaled cloc	k inputs.					gura			
					-						
	SCA1	SCA0	Pres	caled Cloc	K						
	0	0	System clock	divided by	12						
	0	1	System clock	divided by	4						
	1	0	System clock	divided by	48						
	1 1 External clock divided by 8										
	Note: Exte	ernal clock o	divided by 8 is a	synchronize	d with the						
	thar	or equal to	the system cl	ock to opera	te in this						
	mod	de.	- ,								



Note that the 8-bit offset held in PCA0CPH2 is compared to the upper byte of the 16-bit PCA counter. This offset value is the number of PCA0L overflows before a reset. Up to 256 PCA clocks may pass before the first PCA0L overflow occurs, depending on the value of the PCA0L when the update is performed. The total offset is then given (in PCA clocks) by Equation 16.4, where PCA0L is the value of the PCA0L register at the time of the update.

 $Offset = (256 \times PCA0CPL2) + (256 - PCA0L)$

Equation 16.4. Watchdog Timer Offset in PCA Clocks

The WDT reset is generated when PCA0L overflows while there is a match between PCA0CPH2 and PCA0H. Software may force a WDT reset by writing a '1' to the CCF2 flag (PCA0CN.2) while the WDT is enabled.

16.3.2. Watchdog Timer Usage

To configure the WDT, perform the following tasks:

- Disable the WDT by writing a '0' to the WDTE bit.
- Select the desired PCA clock source (with the CPS2–CPS0 bits).
- Load PCA0CPL2 with the desired WDT update offset value.
- Configure the PCA Idle mode (set CIDL if the WDT should be suspended while the CPU is in Idle mode).
- Enable the WDT by setting the WDTE bit to '1'.
- Reload the WDT by writing any value to PCA0CPH2.

The PCA clock source and Idle mode select cannot be changed while the WDT is enabled. The Watchdog Timer is enabled by setting the WDTE or WDLCK bits in the PCA0MD register. When WDLCK is set, the WDT cannot be disabled until the next system reset. If WDLCK is not set, the WDT is disabled by clearing the WDTE bit.

The WDT is enabled following any reset. The PCA0 counter clock defaults to the system clock divided by 12, PCA0L defaults to 0x00, and PCA0CPL2 defaults to 0x00. Using Equation 16.4, this results in a WDT timeout interval of 3072 system clock cycles. Table 16.3 lists some example timeout intervals for typical system clocks, assuming SYSCLK / 12 as the PCA clock source.



C8051F300/1/2/3/4/5

NOTES:



C8051F300/1/2/3/4/5

C2 Register Definition 17.3. REVID: C2 Revision ID



C2 Register Definition 17.4. FPCTL: C2 Flash Programming Control



C2 Register Definition 17.5. FPDAT: C2 Flash Programming Data

								Reset Value	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
Bits7–0:	Bits7–0: FPDAT: C2 Flash Programming Data Register This register is used to pass Flash commands, addresses, and data during C2 Flash accesses. Valid commands are listed below.								
	Code		Command Flash Block Read						
	0x06								
	0x07Flash Block Write0x08Flash Page Erase								
	0x03		Device Erase						
	L	• 				J			

