

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Last Time Buy   |
| Core Processor             | 8051  |
| Core Size                  | 8-Bit   |
| Speed                      | 25MHz   |
| Connectivity               | SMBus (2-Wire/I <sup>2</sup> C), UART/USART   |
| Peripherals                | POR, PWM, WDT   |
| Number of I/O              | 8   |
| Program Memory Size        | 8KB (8K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 256 x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V   |
| Data Converters            | -   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 14-SOIC (0.154", 3.90mm Width)  |
| Supplier Device Package    | 14-SOIC   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/c8051f303-gsr">https://www.e-xfl.com/product-detail/silicon-labs/c8051f303-gsr</a> |

# C8051F300/1/2/3/4/5

---

**NOTES:**

# C8051F300/1/2/3/4/5

---

|  |     |
|--|-----|
| Table 14.3. Timer Settings for Standard Baud Rates<br>Using an External 22.1184 MHz Oscillator ..... | 139 |
| Table 14.4. Timer Settings for Standard Baud Rates<br>Using an External 18.432 MHz Oscillator .....  | 140 |
| Table 14.5. Timer Settings for Standard Baud Rates<br>Using an External 11.0592 MHz Oscillator ..... | 141 |
| Table 14.6. Timer Settings for Standard Baud Rates<br>Using an External 3.6864 MHz Oscillator .....  | 142 |
| <b>15. Timers</b>  |     |
| <b>16. Programmable Counter Array</b>  |     |
| Table 16.1. PCA Timebase Input Options .....   | 156 |
| Table 16.2. PCA0CPM Register Settings for PCA Capture/Compare Modules ....                           | 157 |
| Table 16.3. Watchdog Timer Timeout Intervals .....   | 166 |
| <b>17. C2 Interface</b>  |     |

# C8051F300/1/2/3/4/5

---

|  |     |
|--|-----|
| SFR Definition 15.4. TL0: Timer 0 Low Byte . . . . .                       | 150 |
| SFR Definition 15.5. TL1: Timer 1 Low Byte . . . . .                       | 150 |
| SFR Definition 15.6. TH0: Timer 0 High Byte . . . . .                      | 150 |
| SFR Definition 15.7. TH1: Timer 1 High Byte . . . . .                      | 150 |
| SFR Definition 15.8. TMR2CN: Timer 2 Control . . . . .                     | 153 |
| SFR Definition 15.9. TMR2RLL: Timer 2 Reload Register Low Byte . . . . .   | 154 |
| SFR Definition 15.10. TMR2RLH: Timer 2 Reload Register High Byte . . . . . | 154 |
| SFR Definition 15.11. TMR2L: Timer 2 Low Byte . . . . .                    | 154 |
| SFR Definition 15.12. TMR2H: Timer 2 High Byte . . . . .                   | 154 |
| SFR Definition 16.1. PCA0CN: PCA Control . . . . .                         | 167 |
| SFR Definition 16.2. PCA0MD: PCA Mode . . . . .                            | 168 |
| SFR Definition 16.3. PCA0CPMn: PCA Capture/Compare Mode . . . . .          | 169 |
| SFR Definition 16.4. PCA0L: PCA Counter/Timer Low Byte . . . . .           | 170 |
| SFR Definition 16.5. PCA0H: PCA Counter/Timer High Byte . . . . .          | 170 |
| SFR Definition 16.6. PCA0CPLn: PCA Capture Module Low Byte . . . . .       | 171 |
| SFR Definition 16.7. PCA0CPHn: PCA Capture Module High Byte . . . . .      | 171 |
| C2 Register Definition 17.1. C2ADD: C2 Address . . . . .                   | 173 |
| C2 Register Definition 17.2. DEVICEID: C2 Device ID . . . . .              | 173 |
| C2 Register Definition 17.3. REVID: C2 Revision ID . . . . .               | 174 |
| C2 Register Definition 17.4. FPCTL: C2 Flash Programming Control . . . . . | 174 |
| C2 Register Definition 17.5. FPDAT: C2 Flash Programming Data . . . . .    | 174 |

## 1.1.3. Additional Features

The C8051F300/1/2/3/4/5 SoC family includes several key enhancements to the CIP-51 core and peripherals to improve performance and ease of use in end applications.

The extended interrupt handler provides 12 interrupt sources into the CIP-51 (as opposed to 7 for the standard 8051), allowing numerous analog and digital peripherals to interrupt the controller. An interrupt driven system requires less intervention by the MCU, giving it more effective throughput. The extra interrupt sources are very useful when building multitasking, real-time systems.

Eight reset sources are available: power-on reset circuitry (POR), an on-chip  $V_{DD}$  monitor (forces reset when power supply voltage drops below 2.7 V), a Watchdog Timer, a Missing Clock Detector, a voltage level detection from Comparator0, a forced software reset, an external reset pin, and an illegal Flash read/write protection circuit. Each reset source except for the POR, Reset Input Pin, or Flash protection may be disabled by the user in software. The WDT may be permanently enabled in software after a power-on reset during MCU initialization.

The internal oscillator is available as a factory calibrated 24.5 MHz  $\pm 2\%$  (C8051F300/1 devices); an uncalibrated version is available on C8051F302/3/4/5 devices. On all C8051F300/1/2/3/4/5 devices, the internal oscillator period may be user programmed in  $\sim 0.5\%$  increments. An external oscillator drive circuit is also included, allowing an external crystal, ceramic resonator, capacitor, RC, or CMOS clock source to generate the system clock. If desired, the system clock source may be switched on-the-fly to the external oscillator circuit. An external oscillator can be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) external crystal source, while periodically switching to the fast (up to 25 MHz) internal oscillator as needed.




Figure 1.4. On-Chip Clock and Reset

# C8051F300/1/2/3/4/5

## 1.7. 8-Bit Analog to Digital Converter (C8051F300/2 Only)

The C8051F300/2 includes an on-chip 8-bit SAR ADC with a 10-channel differential input multiplexer and programmable gain amplifier. With a maximum throughput of 500 ksp/s, the ADC offers true 8-bit accuracy with an INL of  $\pm 1$ LSB. The ADC system includes a configurable analog multiplexer that selects both positive and negative ADC inputs. Each Port pin is available as an ADC input; additionally, the on-chip Temperature Sensor output and the power supply voltage ( $V_{DD}$ ) are available as ADC inputs. User firmware may shut down the ADC to save power.

The integrated programmable gain amplifier (PGA) amplifies the ADC input by 0.5, 1, 2, or 4 as defined by user software. The gain stage is especially useful when different ADC input channels have widely varied input voltage signals, or when it is necessary to "zoom in" on a signal with a large DC offset.

Conversions can be started in five ways: a software command, an overflow of Timer 0, 1, or 2, or an external convert start signal. This flexibility allows the start of conversion to be triggered by software events, a periodic signal (timer overflows), or external HW signals. Conversion completions are indicated by a status bit and an interrupt (if enabled). The resulting 8-bit data word is latched into an SFR upon completion of a conversion.

Window compare registers for the ADC data can be configured to interrupt the controller when ADC data is either within or outside of a specified range. The ADC can monitor a key voltage continuously in background mode, but not interrupt the controller unless the converted data is within/outside the specified range.




Figure 1.10. 8-Bit ADC Block Diagram

## 5. ADC0 (8-Bit ADC, C8051F300/2)

The ADC0 subsystem for the C8051F300/2 consists of two analog multiplexers (referred to collectively as AMUX0) with 11 total input selections, a differential programmable gain amplifier (PGA), and a 500 kbps, 8-bit successive-approximation-register ADC with integrated track-and-hold and programmable window detector (see block diagram in Figure 5.1). The AMUX0, PGA, data conversion modes, and window detector are all configurable under software control via the Special Function Registers shown in Figure 5.1. ADC0 operates in both Single-ended and Differential modes, and may be configured to measure any Port pin, the Temperature Sensor output, or  $V_{DD}$  with respect to any Port pin or GND. The ADC0 subsystem is enabled only when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1. The ADC0 subsystem is in low power shutdown when this bit is logic 0.




Figure 5.1. ADC0 Functional Block Diagram

# C8051F300/1/2/3/4/5

## 5.1. Analog Multiplexer and PGA

The analog multiplexers (AMUX0) select the positive and negative inputs to the PGA, allowing any Port pin to be measured relative to any other Port pin or GND. Additionally, the on-chip temperature sensor or the positive power supply ( $V_{DD}$ ) may be selected as the positive PGA input. **When GND is selected as the negative input, ADC0 operates in Single-ended Mode; all other times, ADC0 operates in Differential Mode.** The ADC0 input channels are selected in the AMX0SL register as described in SFR Definition 5.1.

The conversion code format differs in Single-ended versus Differential modes, as shown below. When in Single-ended Mode (negative input is selected GND), conversion codes are represented as 8-bit unsigned integers. Inputs are measured from '0' to  $V_{REF} \times 255/256$ . Example codes are shown below.

| Input Voltage            | ADC0 Output (Conversion Code) |
|--------------------------|-------------------------------|
| $V_{REF} \times 255/256$ | 0xFF                          |
| $V_{REF} \times 128/256$ | 0x80                          |
| $V_{REF} \times 64/256$  | 0x40                          |
| 0                        | 0x00                          |

When in Differential Mode (negative input is not selected as GND), conversion codes are represented as 8-bit signed 2s complement numbers. Inputs are measured from  $-V_{REF}$  to  $V_{REF} \times 127/128$ . Example codes are shown below.


| Input Voltage            | ADC0 Output (Conversion Code) |
|--------------------------|-------------------------------|
| $V_{REF} \times 127/128$ | 0x7F                          |
| $V_{REF} \times 64/128$  | 0x40                          |
| 0                        | 0x00                          |
| $-V_{REF} \times 64/128$ | 0xC0                          |
| $-V_{REF}$               | 0x80                          |

**Important Note About ADC0 Input Configuration:** Port pins selected as ADC0 inputs should be configured as analog inputs and should be skipped by the Digital Crossbar. To configure a Port pin for analog input, set to '0' the corresponding bit in register P0MDIN. To force the Crossbar to skip a Port pin, set to '1' the corresponding bit in register XBR0. See **Section “12. Port Input/Output” on page 103** for more Port I/O configuration details.

The PGA amplifies the AMUX0 output signal as defined by the AMP0GN1-0 bits in the ADC0 Configuration register (SFR Definition 5.2). The PGA is software-programmable for gains of 0.5, 1, 2, or 4. The gain defaults to 0.5 on reset.

## 5.2. Temperature Sensor

The typical temperature sensor transfer function is shown in Figure 5.2. The output voltage ( $V_{TEMP}$ ) is the positive PGA input when the temperature sensor is selected by bits AMX0P2-0 in register AMX0SL; this voltage will be amplified by the PGA according to the user-programmed PGA settings.



**Figure 5.2. Typical Temperature Sensor Transfer Function**

The uncalibrated temperature sensor output is extremely linear and suitable for relative temperature measurements (see Table 5.1 for linearity specifications). For absolute temperature measurements, gain and/or offset calibration is recommended. Typically a 1-point calibration includes the following steps:

- Step 1. Control/measure the ambient temperature (this temperature must be known).
- Step 2. Power the device, and delay for a few seconds to allow for self-heating.
- Step 3. Perform an ADC conversion with the temperature sensor selected as the positive input and GND selected as the negative input.
- Step 4. Calculate the offset and/or gain characteristics, and store these values in non-volatile memory for use with subsequent temperature sensor measurements.

Figure 5.3 shows the typical temperature sensor error assuming a 1-point calibration at 25 °C. **Note that parameters which affect ADC measurement, in particular the voltage reference value, will also affect temperature measurement.**

## 8. CIP-51 Microcontroller

The MCU system controller core is the CIP-51 microcontroller. The CIP-51 is fully compatible with the MCS-51™ instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The MCU family has a superset of all the peripherals included with a standard 8051. Included are three 16-bit counter/timers (see description in **Section 15**), an enhanced full-duplex UART (see description in **Section 14**), 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space (**Section 8.2.6**), and one byte-wide I/O Port (see description in **Section 12**). The CIP-51 also includes on-chip debug hardware (see description in **Section 17**), and interfaces directly with the analog and digital subsystems providing a complete data acquisition or control-system solution in a single integrated circuit.

The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (see Figure 8.1 for a block diagram). The CIP-51 includes the following features:

- Fully Compatible with MCS-51 Instruction Set
- 25 MIPS Peak Throughput with 25 MHz Clock
- 0 to 25 MHz Clock Frequency
- 256 Bytes of Internal RAM
- Byte-Wide I/O Port
- Extended Interrupt Handler
- Reset Input
- Power Management Modes
- On-chip Debug Logic
- Program and Data Memory Security




Figure 8.1. CIP-51 Block Diagram

Table 8.3. Special Function Registers\* (Continued)

| Register | Address | Description                       | Page No. |
|----------|---------|-----------------------------------|----------|
| FLSCL    | 0xB6    | Flash Scale                       | 93       |
| IE       | 0xA8    | Interrupt Enable                  | 75       |
| IP       | 0xB8    | Interrupt Priority                | 76       |
| IT01CF   | 0xE4    | INT0/INT1 Configuration Register  | 79       |
| OSCICL   | 0xB3    | Internal Oscillator Calibration   | 98       |
| OSICN    | 0xB2    | Internal Oscillator Control       | 98       |
| OSCXCN   | 0xB1    | External Oscillator Control       | 100      |
| P0       | 0x80    | Port 0 Latch                      | 109      |
| P0MDIN   | 0xF1    | Port 0 Input Mode Configuration   | 109      |
| P0MDOUT  | 0xA4    | Port 0 Output Mode Configuration  | 110      |
| PCA0CN   | 0xD8    | PCA Control                       | 167      |
| PCA0MD   | 0xD9    | PCA Mode                          | 168      |
| PCA0CPH0 | 0xFC    | PCA Capture 0 High                | 171      |
| PCA0CPH1 | 0xEA    | PCA Capture 1 High                | 171      |
| PCA0CPH2 | 0xEC    | PCA Capture 2 High                | 171      |
| PCA0CPL0 | 0xFB    | PCA Capture 0 Low                 | 171      |
| PCA0CPL1 | 0xE9    | PCA Capture 1 Low                 | 171      |
| PCA0CPL2 | 0xEB    | PCA Capture 2 Low                 | 171      |
| PCA0CPM0 | 0xDA    | PCA Module 0 Mode Register        | 169      |
| PCA0CPM1 | 0xDB    | PCA Module 1 Mode Register        | 169      |
| PCA0CPM2 | 0xDC    | PCA Module 2 Mode Register        | 169      |
| PCA0H    | 0xFA    | PCA Counter High                  | 170      |
| PCA0L    | 0xF9    | PCA Counter Low                   | 170      |
| PCON     | 0x87    | Power Control                     | 81       |
| PSCTL    | 0x8F    | Program Store R/W Control         | 92       |
| PSW      | 0xD0    | Program Status Word               | 70       |
| REF0CN   | 0xD1    | Voltage Reference Control         | 49       |
| RSTSRC   | 0xEF    | Reset Source Configuration/Status | 87       |
| SBUF0    | 0x99    | UART 0 Data Buffer                | 137      |
| SCON0    | 0x98    | UART 0 Control                    | 136      |
| SMB0CF   | 0xC1    | SMBus Configuration               | 118      |
| SMB0CN   | 0xC0    | SMBus Control                     | 120      |
| SMB0DAT  | 0xC2    | SMBus Data                        | 122      |
| SP       | 0x81    | Stack Pointer                     | 69       |
| TMR2CN   | 0xC8    | Timer/Counter 2 Control           | 154      |
| TCON     | 0x88    | Timer/Counter Control             | 147      |
| TH0      | 0x8C    | Timer/Counter 0 High              | 150      |

\*Note: SFRs are listed in alphabetical order. All undefined SFR locations are reserved

### 8.3.5. Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described below. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

#### SFR Definition 8.7. IE: Interrupt Enable

| R/W  | R/W   | R/W  | R/W  | R/W  | R/W  | R/W               | R/W  | Reset Value  |
|--|-------|------|------|------|------|-------------------|------|--------------|
| EA   | IEGF0 | ET2  | ES0  | ET1  | EX1  | ET0               | EX0  | 00000000     |
| Bit7   | Bit6  | Bit5 | Bit4 | Bit3 | Bit2 | Bit1              | Bit0 | SFR Address: |
|  |       |      |      |      |      | (bit addressable) |      | 0xA8         |
| <p>Bit7: EA: Enable All Interrupts.<br/>This bit globally enables/disables all interrupts. It overrides the individual interrupt mask settings.<br/>0: Disable all interrupt sources.<br/>1: Enable each interrupt according to its individual mask setting.</p> <p>Bit6: IEGF0: General Purpose Flag 0.<br/>This is a general purpose flag for use under software control.</p> <p>Bit5: ET2: Enable Timer 2 Interrupt.<br/>This bit sets the masking of the Timer 2 interrupt.<br/>0: Disable Timer 2 interrupt.<br/>1: Enable interrupt requests generated by the TF2L or TF2H flags.</p> <p>Bit4: ES0: Enable UART0 Interrupt.<br/>This bit sets the masking of the UART0 interrupt.<br/>0: Disable UART0 interrupt.<br/>1: Enable UART0 interrupt.</p> <p>Bit3: ET1: Enable Timer 1 Interrupt.<br/>This bit sets the masking of the Timer 1 interrupt.<br/>0: Disable all Timer 1 interrupt.<br/>1: Enable interrupt requests generated by the TF1 flag.</p> <p>Bit2: EX1: Enable External Interrupt 1.<br/>This bit sets the masking of external interrupt 1.<br/>0: Disable external interrupt 1.<br/>1: Enable interrupt requests generated by the /INT1 input.</p> <p>Bit1: ET0: Enable Timer 0 Interrupt.<br/>This bit sets the masking of the Timer 0 interrupt.<br/>0: Disable all Timer 0 interrupt.<br/>1: Enable interrupt requests generated by the TF0 flag.</p> <p>Bit0: EX0: Enable External Interrupt 0.<br/>This bit sets the masking of external interrupt 0.<br/>0: Disable external interrupt 0.<br/>1: Enable interrupt requests generated by the /INT0 input.</p> |       |      |      |      |      |                   |      |              |

## 9. Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- CIP-51 halts program execution
- Special Function Registers (SFRs) are initialized to their defined reset values
- External Port pins are forced to a known state
- Interrupts and timers are disabled.

All SFRs are reset to the predefined values noted in the SFR detailed descriptions. The contents of internal data memory are unaffected during a reset; any previously stored data is preserved. However, since the stack pointer SFR is reset, the stack is effectively lost even though the data on the stack is not altered.

The Port I/O latches are reset to 0xFF (all logic ones) in open-drain mode. Weak pullups are enabled during and after the reset. For  $V_{DD}$  Monitor and power-on resets, the  $\overline{RST}$  pin is driven low until the device exits the reset state.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to the internal oscillator. Refer to **Section “11. Oscillators” on page 97** for information on selecting and configuring the system clock source. The Watchdog Timer is enabled with the system clock divided by 12 as its clock source (**Section “16.3. Watchdog Timer Mode” on page 164** details the use of the Watchdog Timer). Once the system clock source is stable, program execution begins at location 0x0000.




Figure 9.1. Reset Sources

|         | P0        |   |   |   |   |   |   |   | Signals Unavailable |
|---------|-----------|---|---|---|---|---|---|---|---------------------|
| PIN I/O | 0         | 1 | 2 | 3 | 4 | 5 | 6 | 7 |                     |
| TX0     |           |   |   |   |   |   |   |   |                     |
| RX0     |           |   |   |   |   |   |   |   |                     |
| SDA     |           |   |   |   |   |   |   |   |                     |
| SCL     |           |   |   |   |   |   |   |   |                     |
| CP0     |           |   |   |   |   |   |   |   |                     |
| CP0A    |           |   |   |   |   |   |   |   |                     |
| SYSCLK  |           |   |   |   |   |   |   |   |                     |
| CEX0    |           |   |   |   |   |   |   |   |                     |
| CEX1    |           |   |   |   |   |   |   |   |                     |
| CEX2    |           |   |   |   |   |   |   |   |                     |
| ECI     |           |   |   |   |   |   |   |   |                     |
| T0      |           |   |   |   |   |   |   |   |                     |
| T1      |           |   |   |   |   |   |   |   |                     |
|         | 0         | 0 | 1 | 0 | 0 | 0 | 1 | 0 |                     |
|         | XBR0[0:7] |   |   |   |   |   |   |   |                     |



Port pin potentially available to peripheral



Port pin skipped by CrossBar

#### SF Signals

Special Function Signals are not assigned by the crossbar. When these signals are enabled, the CrossBar must be manually configured to skip their corresponding port pins. Note: x1 refers to the XTAL1 signal; x2 refers to the XTAL2 signal.

**Figure 12.4. Crossbar Priority Decoder with XBR0 = 0x44**

Registers XBR1 and XBR2 are used to assign the digital I/O resources to the physical I/O Port pins. Note that when the SMBus is selected, the Crossbar assigns both pins associated with the SMBus (SDA and SCL). Either or both of the UART signals may be selected by the Crossbar. UART0 pin assignments are fixed for bootloading purposes: when UART TX0 is selected, it is always assigned to P0.4; when UART RX0 is selected, it is always assigned to P0.5. Standard Port I/Os appear contiguously after the prioritized functions have been assigned. For example, if assigned functions that take the first 3 Port I/O (P0.[2:0]), 5 Port I/O are left for analog or GPIO use.

## 12.2. Port I/O Initialization

Port I/O initialization consists of the following steps:

- Step 1. Select the input mode (analog or digital) for all Port pins, using the Port0 Input Mode register (P0MDIN).
- Step 2. Select the output mode (open-drain or push-pull) for all Port pins, using the Port0 Output Mode register (P0MDOUT).
- Step 3. Set XBR0 to skip any pins selected as analog inputs or special functions.
- Step 4. Assign Port pins to desired peripherals.
- Step 5. Enable the Crossbar.

All Port pins must be configured as either analog or digital inputs. Any pins to be used as Comparator or ADC inputs should be configured as an analog inputs. When a pin is configured as an analog input, its weak pull-up, digital driver, and digital receiver is disabled. This process saves power and reduces noise on the analog input. Pins configured as digital inputs may still be used by analog peripherals; however this practice is not recommended.

Additionally, all analog input pins should be configured to be skipped by the Crossbar (accomplished by setting the associated bits in XBR0). Port input mode is set in the P0MDIN register, where a '1' indicates a digital input, and a '0' indicates an analog input. All pins default to digital inputs on reset. See SFR Definition 12.5 for the P0MDIN register details.


The output driver characteristics of the I/O pins are defined using the Port0 Output Mode register P0MDOUT (see SFR Definition 12.6). Each Port Output driver can be configured as either open drain or push-pull. This selection is required even for the digital resources selected in the XBRn registers, and is not automatic. The only exception to this is the SMBus (SDA, SCL) pins, which are configured as open-drain regardless of the P0MDOUT settings. When the WEAKPUD bit in XBR2 is '0', a weak pull-up is enabled for all Port I/O configured as open-drain. WEAKPUD does not affect the push-pull Port I/O. Furthermore, the weak pull-up is turned off on an open-drain output that is driving a '0' to avoid unnecessary power dissipation.

Registers XBR0, XBR1 and XBR2 must be loaded with the appropriate values to select the digital I/O functions required by the design. Setting the XBARE bit in XBR2 to '1' enables the Crossbar. Until the Crossbar is enabled, the external pins remain as standard digital inputs (output drivers disabled) regardless of the XBRn Register settings. For given XBRn Register settings, one can determine the I/O pin-out using the Priority Decode Table; as an alternative, the Configuration Wizard utility of the Silicon Labs IDE software will determine the Port I/O pin assignments based on the XBRn Register settings.

## 14.2.2. 9-Bit UART

9-bit UART mode uses a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The state of the ninth transmit data bit is determined by the value in TB80 (SCON0.3), which is assigned by user software. It can be assigned the value of the parity flag (bit P in register PSW) for error detection, or used in multiprocessor communications. On receive, the ninth data bit goes into RB80 (SCON0.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to '1'. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: (1) RI0 must be logic 0, and (2) if MCE0 is logic 1, the 9th bit must be logic 1 (when MCE0 is logic 0, the state of the ninth data bit is unimportant). If these conditions are met, the eight bits of data are stored in SBUF0, the ninth bit is stored in RB80, and the RI0 flag is set to '1'. If the above conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set to '1'. A UART0 interrupt will occur if enabled when either TI0 or RI0 is set to '1'.



**Figure 14.5. 9-Bit UART Timing Diagram**

Table 14.3. Timer Settings for Standard Baud Rates Using an External 22.1184 MHz Oscillator

| Frequency: 22.1184 MHz    |                        |                   |                          |                    |   |                  |                            |
|---------------------------|------------------------|-------------------|--------------------------|--------------------|---|------------------|----------------------------|
|                           | Target Baud Rate (bps) | Baud Rate % Error | Oscillator Divide Factor | Timer Clock Source | SCA1–SCA0 (pre-scale select) <sup>1</sup> | T1M <sup>1</sup> | Timer 1 Reload Value (hex) |
| SYSCLK from External Osc. | 230400                 | 0.00%             | 96                       | SYSCLK             | XX <sup>2</sup>                           | 1                | 0xD0                       |
|                           | 115200                 | 0.00%             | 192                      | SYSCLK             | XX <sup>2</sup>                           | 1                | 0xA0                       |
|                           | 57600                  | 0.00%             | 384                      | SYSCLK             | XX <sup>2</sup>                           | 1                | 0x40                       |
|                           | 28800                  | 0.00%             | 768                      | SYSCLK / 12        | 00  | 0                | 0xE0                       |
|                           | 14400                  | 0.00%             | 1536                     | SYSCLK / 12        | 00  | 0                | 0xC0                       |
|                           | 9600                   | 0.00%             | 2304                     | SYSCLK / 12        | 00  | 0                | 0xA0                       |
|                           | 2400                   | 0.00%             | 9216                     | SYSCLK / 48        | 10  | 0                | 0xA0                       |
| SYSCLK from Internal Osc. | 1200                   | 0.00%             | 18432                    | SYSCLK / 48        | 10  | 0                | 0x40                       |
|                           | 230400                 | 0.00%             | 96                       | EXTCLK / 8         | 11  | 0                | 0xFA                       |
|                           | 115200                 | 0.00%             | 192                      | EXTCLK / 8         | 11  | 0                | 0xF4                       |
|                           | 57600                  | 0.00%             | 384                      | EXTCLK / 8         | 11  | 0                | 0xE8                       |
|                           | 28800                  | 0.00%             | 768                      | EXTCLK / 8         | 11  | 0                | 0xD0                       |
|                           | 14400                  | 0.00%             | 1536                     | EXTCLK / 8         | 11  | 0                | 0xA0                       |
|                           | 9600                   | 0.00%             | 2304                     | EXTCLK / 8         | 11  | 0                | 0x70                       |

## Notes:

1. SCA1–SCA0 and T1M bit definitions can be found in **Section 15.1**.
2. X = Don't care.

# C8051F300/1/2/3/4/5

## SFR Definition 15.4. TL0: Timer 0 Low Byte

| R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | Reset Value          |
|------|------|------|------|------|------|------|------|----------------------|
|      |      |      |      |      |      |      |      | 00000000             |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | SFR Address:<br>0x8A |

Bits 7–0: TL0: Timer 0 Low Byte.  
The TL0 register is the low byte of the 16-bit Timer 0

## SFR Definition 15.5. TL1: Timer 1 Low Byte

| R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | Reset Value          |
|------|------|------|------|------|------|------|------|----------------------|
|      |      |      |      |      |      |      |      | 00000000             |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | SFR Address:<br>0x8B |

Bits 7–0: TL1: Timer 1 Low Byte.  
The TL1 register is the low byte of the 16-bit Timer 1.

## SFR Definition 15.6. TH0: Timer 0 High Byte

| R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | Reset Value          |
|------|------|------|------|------|------|------|------|----------------------|
|      |      |      |      |      |      |      |      | 00000000             |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | SFR Address:<br>0x8C |

Bits 7–0: TH0: Timer 0 High Byte.  
The TH0 register is the high byte of the 16-bit Timer 0.

## SFR Definition 15.7. TH1: Timer 1 High Byte

| R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | Reset Value          |
|------|------|------|------|------|------|------|------|----------------------|
|      |      |      |      |      |      |      |      | 00000000             |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | SFR Address:<br>0x8D |

Bits 7–0: TH1: Timer 1 High Byte.  
The TH1 register is the high byte of the 16-bit Timer 1.

## SFR Definition 16.2. PCA0MD: PCA Mode

| R/W  | R/W  | R/W   | R/W  | R/W  | R/W  | R/W  | R/W  | Reset Value          |
|------|------|-------|------|------|------|------|------|----------------------|
| CIDL | WDTE | WDLCK | —    | CPS2 | CPS1 | CPS0 | ECF  | 01000000             |
| Bit7 | Bit6 | Bit5  | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | SFR Address:<br>0xD9 |

- Bit7: CIDL: PCA Counter/Timer Idle Control.  
Specifies PCA behavior when CPU is in Idle Mode.  
0: PCA continues to function normally while the system controller is in Idle Mode.  
1: PCA operation is suspended while the system controller is in Idle Mode.
- Bit6: WDTE: Watchdog Timer Enable  
If this bit is set, PCA Module 2 is used as the Watchdog Timer.  
0: Watchdog Timer disabled.  
1: PCA Module 2 enabled as Watchdog Timer.
- Bit5: WDLCK: Watchdog Timer Lock  
This bit locks/unlocks the Watchdog Timer Enable. When WDLCK is set, the Watchdog Timer may not be disabled until the next system reset.  
0: Watchdog Timer Enable unlocked.  
1: Watchdog Timer Enable locked.
- Bit4: UNUSED. Read = 0b, Write = don't care.
- Bits3—1: CPS2—CPS0: PCA Counter/Timer Pulse Select.  
These bits select the clock source for the PCA counter

| CPS2 | CPS1 | CPS0 | Timebase  |
|------|------|------|---|
| 0    | 0    | 0    | System clock divided by 12  |
| 0    | 0    | 1    | System clock divided by 4   |
| 0    | 1    | 0    | Timer 0 overflow  |
| 0    | 1    | 1    | High-to-low transitions on ECI (max rate = system clock divided by 4) |
| 1    | 0    | 0    | System clock  |
| 1    | 0    | 1    | External clock divided by 8*  |
| 1    | 1    | 0    | Reserved  |
| 1    | 1    | 1    | Reserved  |

\*Note: External oscillator source divided by 8 is synchronized with the system clock.

- Bit0: ECF: PCA Counter/Timer Overflow Interrupt Enable.  
This bit sets the masking of the PCA Counter/Timer Overflow (CF) interrupt.  
0: Disable the CF interrupt.  
1: Enable a PCA Counter/Timer Overflow interrupt when CF (PCA0CN.7) is set.

**Note:** When the WDTE bit is set to '1', the PCA0MD register cannot be modified. To change the contents of the PCA0MD register, the Watchdog Timer must first be disabled.

## DOCUMENT CHANGE LIST

### Revision 2.3 to Revision 2.4

- Removed preliminary tag.
- Changed all references of MLP package to QFN package.
- Pinout chapter: Figure 4.3: Changed title to "Typical QFN-11 Solder Paste Mask."
- ADC chapter: Added reference to minimum tracking time in the Tracking Modes section.
- Comparators chapter: SFR Definition 7.3, CPT0MD: Updated the register reset value and the CP0 response time table.
- CIP51 chapter: Updated IDLE mode and recommendations.
- CIP51 chapter: Updated Interrupt behavior and EA recommendations.
- CIP51 chapter: SFR Definition 8.4, PSW: Clarified OV flag description.
- CIP51 chapter: SFR Definition 8.8, IP register: Changed "default priority order" to "low priority" for low priority descriptions.
- Reset Sources chapter: Clarified description of VDD Ramp Time.
- Reset Sources chapter: Table 9.2, "Reset Electrical Characteristics": Added VDD Ramp Time and changed "VDD POR Threshold" to "VDD Monitor Threshold."
- FLASH Memory chapter: Clarified descriptions of FLASH security features.
- Oscillators chapter: Table 11.1 "Internal Oscillator Electrical Characteristics": Added Calibrated Internal Oscillator specification over a smaller temperature range.
- Oscillators chapter: Clarified external crystal initialization steps and added a specific 32.768 kHz crystal example.
- Oscillators chapter: Clarified external capacitor example.
- SMBus chapter: Figure 14.5, SMB0CF register: Added a description of the behavior of Timer 3 in split mode if SMBTOE is set.
- Timers chapter: Changed references to "TL2" and "TH2" to "TMR2L" and "TMR2H," respectively.

### Revision 2.4 to Revision 2.5

- Fixed variables and applied formatting changes.

### Revision 2.5 to Revision 2.6

- Updated Table 1.1 Product Selection Guide to include Lead-free information.

### Revision 2.6 to Revision 2.7

- Removed non-RoHS compliant devices from Table 1.1, "Product Selection Guide," on page 14.
- Added MIN and MAX specifications for ADC Offset Error and ADC Full Scale Error to Table 5.1, "ADC0 Electrical Characteristics," on page 47.
- Improved power supply specifications in Table 3.1, "Global Electrical Characteristics," on page 25.
- Added **Section "10.4. Flash Write and Erase Guidelines" on page 94.**
- Fixed minor typographical errors throughout.

### Revision 2.7 to Revision 2.8

- Updated block diagram on page 1.

### Revision 2.8 to Revision 2.9

- Updated QFN package drawings and notes.
- Added SOIC-14 package information.
- Added text to CPT0CN's SFR definition to indicate that the SFR is bit addressable.
- Changed SMBus maximum transfer speed from 1/10th system clock to 1/20th system clock in SMBus section.
- Added information pertaining to Slave Receiver and Slave Transmitter states in Table 13.4.
- Changed Table 5.1 and Figure 5.4 to indicate that 11 SAR clocks are needed for a SAR conversion to complete.
- Changed SCON0s SFR definition to show that SCON0 bit 6 always resets to a value of 1.

---

**NOTES:**