



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I <sup>2</sup> C), UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	8
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	10-VFDFN Exposed Pad
Supplier Device Package	11-QFN (3x3)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/silicon-labs/c8051f303r">https://www.e-xfl.com/product-detail/silicon-labs/c8051f303r</a>

---

13.4.Using the SMBus.....	115
13.4.1.SMBus Configuration Register.....	116
13.4.2.SMB0CN Control Register .....	119
13.4.3.Data Register .....	122
13.5.SMBus Transfer Modes.....	123
13.5.1.Master Transmitter Mode .....	123
13.5.2.Master Receiver Mode .....	124
13.5.3.Slave Receiver Mode .....	125
13.5.4.Slave Transmitter Mode .....	126
13.6.SMBus Status Decoding.....	127
<b>14.UART0.....</b>	<b>131</b>
14.1.Enhanced Baud Rate Generation.....	132
14.2.Operational Modes .....	133
14.2.1.8-Bit UART.....	133
14.2.2.9-Bit UART.....	134
14.3.Multiprocessor Communications .....	135
<b>15.Timers.....</b>	<b>143</b>
15.1.Timer 0 and Timer 1 .....	143
15.1.1.Mode 0: 13-bit Counter/Timer .....	143
15.1.2.Mode 1: 16-bit Counter/Timer .....	145
15.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload.....	145
15.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only).....	146
15.2.Timer 2 .....	151
15.2.1.16-bit Timer with Auto-Reload.....	151
15.2.2.8-bit Timers with Auto-Reload.....	152
<b>16.Programmable Counter Array .....</b>	<b>155</b>
16.1.PCA Counter/Timer .....	156
16.2.Capture/Compare Modules .....	157
16.2.1.Edge-triggered Capture Mode.....	158
16.2.2.Software Timer (Compare) Mode.....	159
16.2.3.High Speed Output Mode.....	160
16.2.4.Frequency Output Mode .....	161
16.2.5.8-Bit Pulse Width Modulator Mode.....	162
16.2.6.16-Bit Pulse Width Modulator Mode.....	163
16.3.Watchdog Timer Mode .....	164
16.3.1.Watchdog Timer Operation.....	164
16.3.2.Watchdog Timer Usage .....	165
16.4.Register Descriptions for PCA.....	167
<b>17.C2 Interface.....</b>	<b>173</b>
17.1.C2 Interface Registers.....	173
17.2.C2 Pin Sharing .....	175
<b>Document Change List.....</b>	<b>176</b>
<b>Contact Information.....</b>	<b>178</b>

---

---

## List of Tables

<b>1. System Overview</b>	
Table 1.1. Product Selection Guide .....	14
<b>2. Absolute Maximum Ratings</b>	
Table 2.1. Absolute Maximum Ratings .....	24
<b>3. Global Electrical Characteristics</b>	
Table 3.1. Global Electrical Characteristics .....	25
<b>4. Pinout and Package Definitions</b>	
Table 4.1. Pin Definitions for the C8051F300/1/2/3/4/5 .....	27
Table 4.2. QFN-11 Package Dimensions .....	29
Table 4.3. QFN-11 Landing Diagram Dimensions .....	31
Table 4.4. SOIC-14 Package Dimensions .....	33
Table 4.5. SOIC-14 PCB Land Pattern Dimensions .....	34
<b>5. ADC0 (8-Bit ADC, C8051F300/2)</b>	
Table 5.1. ADC0 Electrical Characteristics .....	47
<b>6. Voltage Reference (C8051F300/2)</b>	
Table 6.1. External Voltage Reference Circuit Electrical Characteristics .....	50
<b>7. Comparator0</b>	
Table 7.1. Comparator0 Electrical Characteristics .....	55
<b>8. CIP-51 Microcontroller</b>	
Table 8.1. CIP-51 Instruction Set Summary .....	59
Table 8.2. Special Function Register (SFR) Memory Map .....	66
Table 8.3. Special Function Registers .....	66
Table 8.4. Interrupt Summary .....	74
<b>9. Reset Sources</b>	
Table 9.1. User Code Space Address Limits .....	86
Table 9.2. Reset Electrical Characteristics .....	86
<b>10. Flash Memory</b>	
Table 10.1. Flash Electrical Characteristics .....	90
Table 10.2. Security Byte Decoding .....	91
<b>11. Oscillators</b>	
Table 11.1. Internal Oscillator Electrical Characteristics .....	99
<b>12. Port Input/Output</b>	
Table 12.1. Port I/O DC Electrical Characteristics .....	110
<b>13. SMBus</b>	
Table 13.1. SMBus Clock Source Selection .....	116
Table 13.2. Minimum SDA Setup and Hold Times .....	117
Table 13.3. Sources for Hardware Changes to SMB0CN .....	121
Table 13.4. SMBus Status Decoding .....	127
<b>14. UART0</b>	
Table 14.1. Timer Settings for Standard Baud Rates Using The Internal 24.5 MHz Oscillator .....	138
Table 14.2. Timer Settings for Standard Baud Rates Using an External 25 MHz Oscillator .....	138

---

# C8051F300/1/2/3/4/5

---

Table 14.3. Timer Settings for Standard Baud Rates Using an External 22.1184 MHz Oscillator .....	139
Table 14.4. Timer Settings for Standard Baud Rates Using an External 18.432 MHz Oscillator .....	140
Table 14.5. Timer Settings for Standard Baud Rates Using an External 11.0592 MHz Oscillator .....	141
Table 14.6. Timer Settings for Standard Baud Rates Using an External 3.6864 MHZ Oscillator .....	142
<b>15. Timers</b>	
<b>16. Programmable Counter Array</b>	
Table 16.1. PCA Timebase Input Options .....	156
Table 16.2. PCA0CPM Register Settings for PCA Capture/Compare Modules ....	157
Table 16.3. Watchdog Timer Timeout Intervals .....	166
<b>17. C2 Interface</b>	



# C8051F300/1/2/3/4/5

**Table 3.1. Global Electrical Characteristics (Continued)**

–40 to +85 °C, 25 MHz system clock unless otherwise specified.

Parameter	Conditions	Min	Typ	Max	Units
I <sub>DD</sub> Supply Sensitivity (Note 3)	F = 25 MHz	—	47	—	%/V
	F = 1 MHz	—	59	—	%/V
I <sub>DD</sub> Frequency Sensitivity (Note 3, Note 5)	V <sub>DD</sub> = 3.0 V, F <= 1 MHz, T = 25 °C	—	0.27	—	mA/MHz
	V <sub>DD</sub> = 3.0 V, F > 1 MHz, T = 25 °C	—	0.10	—	mA/MHz
	V <sub>DD</sub> = 3.6 V, F <= 1 MHz, T = 25 °C	—	0.35	—	mA/MHz
	V <sub>DD</sub> = 3.6 V, F > 1 MHz, T = 25 °C	—	0.12	—	mA/MHz
Digital Supply Current (Stop Mode, shutdown)	Oscillator not running, V <sub>DD</sub> Monitor Disabled	—	< 0.1	—	µA

**Notes:**

- Given in Table 9.2 on page 86.
- SYSCLK must be at least 32 kHz to enable debugging.
- Based on device characterization data; Not production tested.
- Normal IDD can be estimated for frequencies <= 15 MHz by simply multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate I<sub>DD</sub> for >15 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number.  
For example: V<sub>DD</sub> = 3.0 V; F = 20 MHz, I<sub>DD</sub> = 6.6 mA – (25 MHz – 20 MHz) x 0.16 mA/MHz = 5.8 mA.
- Idle IDD can be estimated for frequencies <= 1 MHz by simply multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate Idle I<sub>DD</sub> for >1 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number.  
For example: V<sub>DD</sub> = 3.0 V; F = 5 MHz, Idle I<sub>DD</sub> = 3.3 mA – (25 MHz – 5 MHz) x 0.10 mA/MHz = 1.3 mA.






---

The output of Comparator0 can be polled in software, used as an interrupt source, and/or routed to a Port pin. When routed to a Port pin, the Comparator0 output is available asynchronous or synchronous to the system clock; the asynchronous output is available even in STOP mode (with no system clock active). When disabled, the Comparator0 output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, and its supply current falls to less than 100 nA. See **Section “12.1. Priority Crossbar Decoder” on page 104** for details on configuring the Comparator0 output via the digital Crossbar. Comparator0 inputs can be externally driven from  $-0.25$  to  $(V_{DD}) + 0.25$  V without damage or upset. The complete electrical specifications for Comparator0 are given in Table 7.1.

The Comparator0 response time may be configured in software via the CP0MD1-0 bits in register CPT0MD (see SFR Definition 7.3). Selecting a longer response time reduces the amount of power consumed by Comparator0. See Table 7.1 for complete timing and power consumption specifications.



**Figure 7.2. Comparator Hysteresis Plot**

The hysteresis of Comparator0 is software-programmable via its Comparator0 Control register (CPT0CN). The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negative-going symmetry of this hysteresis around the threshold voltage.

The Comparator0 hysteresis is programmed using Bits3–0 in the Comparator0 Control Register CPT0CN (shown in SFR Definition 7.1). The amount of negative hysteresis voltage is determined by the settings of the CP0HYN bits. As shown in Figure 7.2, settings of 20, 10 or 5 mV of negative hysteresis can be programmed, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CP0HYP bits.



# **C8051F300/1/2/3/4/5**

---

# C8051F300/1/2/3/4/5

---

## NOTES:

















