



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I <sup>2</sup> C), UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	8
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	10-VFDFN Exposed Pad
Supplier Device Package	11-QFN (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f305

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

SFR Definition 5.2. ADC0CF: ADC0	Configuration (C8051F300/2)
----------------------------------	-----------------------------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
AD0SC4	AD0SC3	AD0SC2	AD0SC1	AD0SC0	_	AMP0GN1	AMP0GN0	11111000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xBC
Bits7–3:	AD0SC4–0: SAR Conver <i>AD0SC</i> refer are given in <i>AD0SC</i> =	sion clock i rs to the 5-b Table 5.1.	s derived fr it value held	om system	clock by the	-	•	
Bit2:	UNUSED. R	ead = 0b; V	Vrite = don't	t care.				
Bits1–0:	AMP0GN1-0		ernal Ampli	ifier Gain (P	GA).			
	00: Gain = 0							
	01: Gain = 1 10: Gain = 2							
	10. $Gain = 2$ 11: $Gain = 4$							
	11. Oalii – 4							

## SFR Definition 5.3. ADC0: ADC0 Data Word (C8051F300/2)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xBE
Bits7–0:	ADC0 Data N ADC0 holds mode, ADC0 complement	the output holds an 8	B-bit unsigne				•	



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
—	—	CMX0N1	CMX0N0	_	—	CMX0P1	CMX0P0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x9F
Bits7–6: Bits6–4:	CMX0N1-	CMX0N0: C	o, Write = doi Comparator0 ch Port pin is	Negative			ive input.	
	CMX0N1	CMX0N0	Negative I	nput				
	0	0	P0.1					
	0	1	P0.3					
	1	0	P0.5					
	1	1	P0.7					
Bits3–2: Bits1–0:	CMX0P1– These bits	CMX0P0: C select whic	o, Write = doi Comparator0 ch Port pin is	Positive II used as t			ve input.	
	CMX0P1	CMX0P0	Positive Ir	nput				
	0	0	P0.0					
	0		DO 0					
	0	1	P0.2					
		1 0	P0.2 P0.4					

## SFR Definition 7.2. CPT0MX: Comparator0 MUX Selection

## SFR Definition 7.3. CPT0MD: Comparator0 Mode Selection

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
—		_	—	—	_	CP0MD1	CP0MD0	00000010
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x9D
Bits1–0:	CP0MD1-C		•		ct.			
	These bits s	select the re	esponse time	e for Compa	arator0. ponse Tim	ie (TYP)		
				CP0 Res		. ,		
	Mode	CP0MD1	CP0MD0	CP0 Res	ponse Tim	. ,		
	Mode	<b>CP0MD1</b>	CP0MD0	CP0 Res	ponse Tim	. ,		
	<b>Mode</b> 0 1	<b>CP0MD1</b> 0 0	<b>CP0MD0</b> 0 1	CP0 Resp Fastest	ponse Tim	e Time		



### 8.2. Memory Organization

The memory organization of the CIP-51 System Controller is similar to that of a standard 8051. There are two separate memory spaces: program memory and data memory. Program and data memory share the same address space but are accessed via different instruction types. The CIP-51 memory organization is shown in Figure 8.2 and Figure 8.3.

#### 8.2.1. Program Memory

The CIP-51 core has a 64k-byte program memory space. The C8051F300/1/2/3 implements 8192 bytes of this program memory space as in-system, reprogrammable Flash memory, organized in a contiguous block from addresses 0x0000 to 0x1FFF. Note: 512 bytes (0x1E00 - 0x1FFF) of this memory are reserved for factory use and are not available for user program storage. The C8051F304 implements 4096 bytes of reprogrammable Flash program memory space; the C8051F305 implements 2048 bytes of reprogrammable Flash program memory space. Figure 8.2 shows the program memory maps for C8051F300/1/2/3/4/5 devices.




Figure 8.2. Program Memory Maps

Program memory is normally assumed to be read-only. However, the CIP-51 can write to program memory by setting the Program Store Write Enable bit (PSCTL.0) and using the MOVX instruction. This feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to **Section "10. Flash Memory" on page 89** for further details.



#### 8.2.4. Bit Addressable Locations

In addition to direct access to data memory organized as bytes, the sixteen data memory locations at 0x20 through 0x2F are also accessible as 128 individually addressable bits. Each bit has a bit address from 0x00 to 0x7F. Bit 0 of the byte at 0x20 has bit address 0x00 while bit 7 of the byte at 0x20 has bit address 0x07. Bit 7 of the byte at 0x2F has bit address 0x7F. A bit access is distinguished from a full byte access by the type of instruction used (bit source or destination operands as opposed to a byte source or destination).

The MCS-51<sup>™</sup> assembly language allows an alternate notation for bit addressing of the form XX.B where XX is the byte address and B is the bit position within the byte. For example, the instruction:

MOV C, 22.3h

moves the Boolean value at 0x13 (bit 3 of the byte at location 0x22) into the Carry flag.

#### 8.2.5. Stack

A programmer's stack can be located anywhere in the 256-byte data memory. The stack area is designated using the Stack Pointer (SP, 0x81) SFR. The SP will point to the last location used. The next value pushed on the stack is placed at SP+1 and then SP is incremented. A reset initializes the stack pointer to location 0x07. Therefore, the first value pushed on the stack is placed at location 0x08, which is also the first register (R0) of register bank 1. Thus, if more than one register bank is to be used, the SP should be initialized to a location in the data memory not being used for data storage. The stack depth can extend up to 256 bytes.

#### 8.2.6. Special Function Registers

The direct-access data memory locations from 0x80 to 0xFF constitute the special function registers (SFRs). The SFRs provide control and data exchange with the CIP-51's resources and peripherals. The CIP-51 duplicates the SFRs found in a typical 8051 implementation as well as implementing additional SFRs used to configure and access the subsystems unique to the MCU. This allows the addition of new functionality while retaining compatibility with the MCS-51<sup>™</sup> instruction set. Table 8.2 lists the SFRs implemented in the CIP-51 System Controller.

The SFR registers are accessed anytime the direct addressing mode is used to access memory locations from 0x80 to 0xFF. SFRs with addresses ending in 0x0 or 0x8 (e.g. P0, TCON, SCON0, IE, etc.) are bit-addressable as well as byte-addressable. All other SFRs are byte-addressable only. Unoccupied addresses in the SFR space are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided. Refer to the corresponding pages of the datasheet, as indicated in Table 8.3, for a detailed description of each register.



Register	Address	Description	Page No.
FLSCL	0xB6	Flash Scale	93
IE	0xA8	Interrupt Enable	75
IP	0xB8	Interrupt Priority	76
IT01CF	0xE4	INT0/INT1 Configuration Register	79
OSCICL	0xB3	Internal Oscillator Calibration	98
OSCICN	0xB2	Internal Oscillator Control	98
OSCXCN	0xB1	External Oscillator Control	100
P0	0x80	Port 0 Latch	109
POMDIN	0xF1	Port 0 Input Mode Configuration	109
POMDOUT	0xA4	Port 0 Output Mode Configuration	110
PCA0CN	0xD8	PCA Control	167
PCA0MD	0xD9	PCA Mode	168
PCA0CPH0	0xFC	PCA Capture 0 High	171
PCA0CPH1	0xEA	PCA Capture 1 High	171
PCA0CPH2	0xEC	PCA Capture 2 High	171
PCA0CPL0	0xFB	PCA Capture 0 Low	171
PCA0CPL1	0xE9	PCA Capture 1 Low	171
PCA0CPL2	0xEB	PCA Capture 2 Low	171
PCA0CPM0	0xDA	PCA Module 0 Mode Register	169
PCA0CPM1	0xDB	PCA Module 1 Mode Register	169
PCA0CPM2	0xDC	PCA Module 2 Mode Register	169
PCA0H	0xFA	PCA Counter High	170
PCA0L	0xF9	PCA Counter Low	170
PCON	0x87	Power Control	81
PSCTL	0x8F	Program Store R/W Control	92
PSW	0xD0	Program Status Word	70
REF0CN	0xD1	Voltage Reference Control	49
RSTSRC	0xEF	Reset Source Configuration/Status	87
SBUF0	0x99	UART 0 Data Buffer	137
SCON0	0x98	UART 0 Control	136
SMB0CF	0xC1	SMBus Configuration	118
SMB0CN	0xC0	SMBus Control	120
SMB0DAT	0xC2	SMBus Data	122
SP	0x81	Stack Pointer	69
TMR2CN	0xC8	Timer/Counter 2 Control	154
TCON	0x88	Timer/Counter Control	147
TH0	0x8C	Timer/Counter 0 High	150
*Note: SFRs a	re listed in aloha	abetical order. All undefined SFR locations are reserved	


# Table 8.3. Special Function Registers\* (Continued)



Register	Address	Description	Page No.
TH1	0x8D	Timer/Counter 1 High	150
TL0	0x8A	Timer/Counter 0 Low	150
TL1	0x8B	Timer/Counter 1 Low	150
TMOD	0x89	Timer/Counter Mode	148
TMR2RLH	0xCB	Timer/Counter 2 Reload High	154
TMR2RLL	0xCA	Timer/Counter 2 Reload Low	154
TMR2H	0xCD	Timer/Counter 2 High	154
TMR2L	0xCC	Timer/Counter 2 Low	154
XBR0	0xE1	Port I/O Crossbar Control 0	107
XBR1	0xE2	Port I/O Crossbar Control 1	107
XBR2	0xE3	Port I/O Crossbar Control 2	108
0x97, 0xAE, ( 0xB6, 0xBF, ( 0xD3, 0xD4, ( 0xD7, 0xDD, 0xF5	0xCE, 0xD2, 0xD5, 0xD6,	Reserved	
*Note: SFRs a	are listed in alpha	betical order. All undefined SFR locations are reserved	

#### 8.2.7. Register Descriptions

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should not be set to logic I. Future product versions may use these bits to implement new features in which case the reset value of the bit will be logic 0, selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the datasheet associated with their corresponding system function.



### SFR Definition 8.1. DPL: Data Pointer Low Byte



#### 8.3. Interrupt Handler

The CIP-51 includes an extended interrupt system supporting a total of 12 interrupt sources with two priority levels. The allocation of interrupt sources between on-chip peripherals and external inputs pins varies according to the specific version of the device. Each interrupt source has one or more associated interruptpending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1.

If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regard-less of the interrupt's enable/disable state.)

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in an SFR (IE-EIE1). However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings.

# Note: Any instruction that clears the EA bit should be immediately followed by an instruction that has two or more opcode bytes. For example:

// in 'C': EA = 0; // clear EA bit EA = 0; // ... followed by another 2-byte opcode ; in assembly: CLR EA ; clear EA bit CLR EA ; ... followed by another 2-byte opcode

If an interrupt is posted during the execution phase of a "CLR EA" opcode (or any instruction which clears the EA bit), and the instruction is followed by a single-cycle instruction, the interrupt may be taken. However, a read of the EA bit will return a '0' inside the interrupt service routine. When the "CLR EA" opcode is followed by a multi-cycle instruction, the interrupt will not be taken.

Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI) instruction, a new interrupt request will be generated immediately and the CPU will reenter the ISR after the completion of the next instruction.

#### 8.3.1. MCU Interrupt Sources and Vectors

The MCUs support 12 interrupt sources. Software can simulate an interrupt by setting any interrupt-pending flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag. MCU interrupt sources, associated vector addresses, priority order and control bits are summarized in Table 8.4 on page 74. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).



#### 8.3.5. Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described below. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

5 444	<b>D</b> 444	544	544	544	<b>D</b> 444	5.44				
							Reset Value 00000000			
							SFR Address:			
					IID)	addressable	e) UXAO			
		ha								
			all interrupt	t override	e the indivi	dual interr	unt mask sot-			
	any chable	3/41340163	an interrupt	s. it overnue			upt mask set-			
	l interrunt s	sources								
			to its indiv	idual mask :	setting					
					oo tun igi					
		0	use under s	oftware con	trol.					
This bit sets	the maskir	ng of the Tir	ner 2 interr	upt.						
0: Disable Ti	imer 2 inter	rupt.		-						
1: Enable int	terrupt requ	lests gener	ated by the	TF2L or TF	2H flags.					
		•								
		-	ART0 interr	upt.						
		•								
			ner 1 interr	upt.						
		•	منفط أميناهم							
			ated by the	TFT hag.						
			alintarrunt	1						
			armenupi	1.						
			ated by the	/INT1 input						
				/						
			ner 0 interr	upt.						
				- F						
			ated by the	TF0 flag.						
			•	Ū						
This bit sets	the maskir	ng of extern	al interrupt	0.						
1: Enable int	terrupt requ	lests gener	ated by the	/INT0 input						
	This bit glob tings. 0: Disable al 1: Enable ea IEGF0: Gen This is a ger ET2: Enable This bit sets 0: Disable Ti 1: Enable int ES0: Enable This bit sets 0: Disable U 1: Enable U ET1: Enable This bit sets 0: Disable al 1: Enable int EX1: Enable This bit sets 0: Disable et 1: Enable int ET0: Enable This bit sets 0: Disable et 1: Enable int ET0: Enable This bit sets 0: Disable al 1: Enable int EX0: Enable This bit sets 0: Disable al 1: Enable int EX0: Enable This bit sets 0: Disable al 1: Enable int EX0: Enable	IEGF0ET2Bit6Bit5EA: Enable All Interrupt This bit globally enable tings.0: Disable all interrupt and 1: Enable each interrupt IEGF0: General Purpos This is a general purpo ET2: Enable Timer 2 In This bit sets the maskin 0: Disable Timer 2 inter 1: Enable interrupt requeds ES0: Enable UART0 In This bit sets the maskin 0: Disable UART0 inter 1: Enable Interrupt requeds 2: Enable External In This bit sets the maskin 0: Disable all Timer 0 in This bit sets the maskin 0: Disable all Timer 0 in This bit sets the maskin 0: Disable all Timer 0 in This bit sets the maskin 0: Disable all Timer 0 in This bit sets the maskin 0: Disable all Timer 0 in This bit sets the maskin 0: Disable all Timer 0 in This bit sets the maskin 0: Disable all Timer 0 in this bit sets the maskin 0: Disable all Timer 0 in This bit sets the maskin 0: Disable external In this bit sets the maskin 0: Disa	IEGF0ET2ES0Bit6Bit5Bit4EA: Enable All Interrupts. This bit globally enables/disables a tings.0: Disable all interrupt sources. 1: Enable each interrupt according IEGF0: General Purpose Flag 0. This is a general purpose flag for u ET2: Enable Timer 2 Interrupt. This bit sets the masking of the Tir 0: Disable Timer 2 Interrupt. 1: Enable interrupt requests gener ES0: Enable UART0 Interrupt. This bit sets the masking of the UA 0: Disable UART0 interrupt. This bit sets the masking of the Tir 0: Disable UART0 interrupt. This bit sets the masking of the UA 0: Disable UART0 interrupt. This bit sets the masking of the Tir 0: Disable all Timer 1 Interrupt. This bit sets the masking of the Tir 0: Disable all Timer 1 Interrupt. This bit sets the masking of the Tir 0: Disable all Timer 1 Interrupt. This bit sets the masking of extern 0: Disable external Interrupt 1. This bit sets the masking of extern 0: Disable all Timer 0 Interrupt. This bit sets the masking of the Tir 0: Disable all Timer 0 Interrupt. This bit sets the masking of extern 0: Disable all Timer 0 Interrupt. This bit sets the masking of the Tir 0: Disable all Timer 0 Interrupt. This bit sets the masking of the Tir 0: Disable all Timer 0 Interrupt. This bit sets the masking of the Tir 0: Disable all Timer 0 Interrupt. This bit sets the masking of the Tir 0: Disable all Timer 0 Interrupt. This bit sets the masking of the Tir 0: Disable all Timer 0 Interrupt.	IEGF0ET2ES0ET1Bit6Bit5Bit4Bit3EA: Enable All Interrupts. This bit globally enables/disables all interrupts tings. 0: Disable all interrupt sources. 1: Enable each interrupt according to its individ IEGF0: General Purpose Flag 0. This is a general purpose flag for use under s ET2: Enable Timer 2 Interrupt. This bit sets the masking of the Timer 2 interr 0: Disable Timer 2 interrupt. 1: Enable interrupt requests generated by the ES0: Enable UART0 Interrupt. This bit sets the masking of the UART0 interrupt. 1: Enable UART0 interrupt. ET1: Enable Timer 1 Interrupt. This bit sets the masking of the Timer 1 interrupt. 0: Disable all Timer 1 interrupt. This bit sets the masking of the Timer 1 interrupt. This bit sets the masking of external interrupt 0: Disable external interrupt 1. 1: Enable External Interrupt 1. This bit sets the masking of external interrupt 0: Disable all Timer 0 Interrupt. This bit sets the masking of the Timer 0 interrupt 0: Disable all Timer 0 Interrupt 1. This bit sets the masking of external interrupt 0: Disable all Timer 0 Interrupt. This bit sets the masking of the Timer 0 interrupt 0: Disable all Timer 0 interrupt. This bit sets the masking of the Timer 0 interrupt 0: Disable all Timer 0 interrupt. This bit sets the masking of the Timer 0 interrupt 0: Disable all Timer 0 interrupt. This bit sets the masking of the Timer 0 interrupt 0: Disable all Timer 0 interrupt. This bit sets the masking of the Timer 0 interrupt 0: Disable all Timer 0 interrupt. This bit sets the masking of the Timer 0 interrupt 0: Disable all Timer 0 interrupt. This bit sets the masking of external interrupt 0. This bit sets the masking of external interrupt 0. This bit sets the masking of external interrupt 0. This bit sets the masking of external inter	IEGF0ET2ES0ET1EX1Bit6Bit5Bit4Bit3Bit2EA: Enable All Interrupts.This bit globally enables/disables all interrupts. It overridetings.0: Disable all interrupt sources.1: Enable each interrupt according to its individual mask stIEGF0: General Purpose Flag 0.This is a general purpose flag for use under software conET2: Enable Timer 2 Interrupt.This bit sets the masking of the Timer 2 interrupt.0: Disable Timer 2 interrupt.This bit sets the masking of the UART0 interrupt.0: Disable UART0 Interrupt.This bit sets the masking of the UART0 interrupt.0: Disable UART0 interrupt.1: Enable UART0 interrupt.1: Enable UART0 interrupt.1: Enable UART0 interrupt.1: Enable Timer 1 Interrupt.1: Enable External Interrupt.1: Enable interrupt requests generated by the TF1 flag.EX1: Enable External Interrupt 1.0: Disable all Timer 1 interrupt 1.1: Enable interrupt requests generated by the /INT1 inputET0: Enable External Interrupt 1.1: Enable interrupt requests generated by the /INT1 inputET0: Enable Timer 0 Interrupt.This bit sets the masking of the Timer 0 interrupt.0: Disable all Timer 0 Interrupt.1: Enable interrupt requests generated by the TF0 flag.EX0: Enable External Interrupt 0.0: Disable external Interrupt 0.0: Disable external Interrupt 0.0: Disable external Interrupt 0.0: Disable external Interrupt 0. </td <td>IEGF0ET2ES0ET1EX1ET0Bit6Bit5Bit4Bit3Bit2Bit1(bitCBit6Bit5Bit4Bit3Bit2Bit1(bitCCBit6Bit5Bit4Bit3Bit2Bit1(bitCCBit6Bit5Bit4Bit3Bit2Bit1(bitCCBit9Bit6Bit5Bit4Bit3Bit2Bit1(bit3CDisable All Interrupts.It overrides the individual mask setting.It overrides the individual mask setting.(c)Disable all interrupt sources.1Enable control.ET2:ET2:Enable each interrupt according to its individual mask setting.IEGF0: General Purpose Flag 0.This is a general purpose Flag 0.This is a general purpose flag for use under software control.ET2:Enable Timer 2 Interrupt.This bit sets the masking of the Timer 2 interrupt.1:Enable interrupt requests generated by the TF2L or TF2H flags.ES0:Enable UART0 Interrupt.1:Enable UART0 Interrupt.1:Enable UART0 Interrupt.1:Enable UART0 Interrupt.1:Enable UART0 Interrupt.1:Enable Interrupt requests generated by the TF1 flag.EX1:Enable Interrupt requests generated by the TF1 flag.EX1:Enable External Interrupt 1.1:Enable interrupt requests generated by the /INT1 input.ET0:Enable Interrupt</td> <td>IEGF0ET2ES0ET1EX1ET0EX0Bit6Bit5Bit4Bit3Bit2Bit1Bit0(bit addressableEA: Enable All Interrupts.This bit globally enables/disables all interrupts. It overrides the individual interrtings.O: Disable all interrupt sources.1: Enable each interrupt according to its individual mask setting.IEGF0: General Purpose Flag 0.This is a general purpose flag for use under software control.ET2: Enable Timer 2 Interrupt.This bit sets the masking of the Timer 2 interrupt.O: Disable Timer 2 Interrupt.This bit sets the masking of the Timer 2 interrupt.O: Disable Timer 2 Interrupt.This bit sets the masking of the UART0 interrupt.O: Disable UART0 Interrupt.This bit sets the masking of the UART0 interrupt.O: Disable UART0 interrupt.This bit sets the masking of the Timer 1 interrupt.O: Disable II Interrupt.This bit sets the masking of the Timer 1 interrupt.O: Disable all Timer 1 interrupt 1.O: Disable all Timer 1 interrupt 1.Disable Interrupt requests generated by the TF1 flag.EX1: Enable Interrupt 1.Cisable External Interrupt 1.Disable External Interrupt 1.Disable External Interrupt 1.<td< td=""></td<></td>	IEGF0ET2ES0ET1EX1ET0Bit6Bit5Bit4Bit3Bit2Bit1(bitCBit6Bit5Bit4Bit3Bit2Bit1(bitCCBit6Bit5Bit4Bit3Bit2Bit1(bitCCBit6Bit5Bit4Bit3Bit2Bit1(bitCCBit9Bit6Bit5Bit4Bit3Bit2Bit1(bit3CDisable All Interrupts.It overrides the individual mask setting.It overrides the individual mask setting.(c)Disable all interrupt sources.1Enable control.ET2:ET2:Enable each interrupt according to its individual mask setting.IEGF0: General Purpose Flag 0.This is a general purpose Flag 0.This is a general purpose flag for use under software control.ET2:Enable Timer 2 Interrupt.This bit sets the masking of the Timer 2 interrupt.1:Enable interrupt requests generated by the TF2L or TF2H flags.ES0:Enable UART0 Interrupt.1:Enable UART0 Interrupt.1:Enable UART0 Interrupt.1:Enable UART0 Interrupt.1:Enable UART0 Interrupt.1:Enable Interrupt requests generated by the TF1 flag.EX1:Enable Interrupt requests generated by the TF1 flag.EX1:Enable External Interrupt 1.1:Enable interrupt requests generated by the /INT1 input.ET0:Enable Interrupt	IEGF0ET2ES0ET1EX1ET0EX0Bit6Bit5Bit4Bit3Bit2Bit1Bit0(bit addressableEA: Enable All Interrupts.This bit globally enables/disables all interrupts. It overrides the individual interrtings.O: Disable all interrupt sources.1: Enable each interrupt according to its individual mask setting.IEGF0: General Purpose Flag 0.This is a general purpose flag for use under software control.ET2: Enable Timer 2 Interrupt.This bit sets the masking of the Timer 2 interrupt.O: Disable Timer 2 Interrupt.This bit sets the masking of the Timer 2 interrupt.O: Disable Timer 2 Interrupt.This bit sets the masking of the UART0 interrupt.O: Disable UART0 Interrupt.This bit sets the masking of the UART0 interrupt.O: Disable UART0 interrupt.This bit sets the masking of the Timer 1 interrupt.O: Disable II Interrupt.This bit sets the masking of the Timer 1 interrupt.O: Disable all Timer 1 interrupt 1.O: Disable all Timer 1 interrupt 1.Disable Interrupt requests generated by the TF1 flag.EX1: Enable Interrupt 1.Cisable External Interrupt 1.Disable External Interrupt 1.Disable External Interrupt 1. <td< td=""></td<>			

## SFR Definition 8.7. IE: Interrupt Enable



Accessing Flash from user firmware executing from an unlocked page:

- 1. Any unlocked page except the page containing the Lock Byte may be read, written, or erased.
- 2. Locked pages cannot be read, written, or erased. An erase attempt on the page containing the Lock Byte will result in a Flash Error device reset.
- 3. The page containing the Lock Byte cannot be erased. It may be read or written only if it is unlocked. An erase attempt on the page containing the Lock Byte will result in a Flash Error device reset.
- 4. Reading the contents of the Lock Byte is always permitted.
- 5. Locking additional pages (changing '1's to '0's in the Lock Byte) is not permitted.
- 6. Unlocking Flash pages (changing '0's to '1's in the Lock Byte) is not permitted.
- 7. The Reserved Area cannot be read, written, or erased. Any attempt to access the reserved area, or any other locked page, will result in a Flash Error device reset.

Accessing Flash from user firmware executing from a locked page:

- 1. Any unlocked page except the page containing the Lock Byte may be read, written, or erased.
- 2. Any locked page except the page containing the Lock Byte may be read, written, or erased. An erase attempt on the page containing the Lock Byte will result in a Flash Error device reset.
- 3. The page containing the Lock Byte cannot be erased. It may only be read or written. An erase attempt on the page containing the Lock Byte will result in a Flash Error device reset.
- 4. Reading the contents of the Lock Byte is always permitted.
- 5. Locking additional pages (changing '1's to '0's in the Lock Byte) is not permitted.
- 6. Unlocking Flash pages (changing '0's to '1's in the Lock Byte) is not permitted.
- 7. The Reserved Area cannot be read, written, or erased. Any attempt to access the reserved area, or any other locked page, will result in a Flash Error device reset.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
	—			—	_	PSEE	PSWE	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x8F
Bits7–2: Bit1: Bit0:	to be erased Flash memo tion address 0: Flash prop 1: Flash prop PSWE: Prop	ram Store E bit (in comb I. If this bit i ory using the ed by the N gram memo gram Memo gram Store bit allows w The Flash lo Flash progr	Frase Enab ination with s logic 1 ar MOVX instru- ory erasure ory erasure Write Enab riting a byte ocation sho am memor	le PSWE) all ad Flash wri struction wil uction. The disabled. enabled. le of data to uld be eras y disabled.	ows an enti ites are ena Il erase the value of the value Flash p ed before w	bled (PSW entire page a data byte rogram me vriting data.	E is logic that conta written doo mory using	ains the loca- es not matter. g the MOVX

### SFR Definition 10.1. PSCTL: Program Store R/W Control



## SFR Definition 11.1. OSCICL: Internal Oscillator Calibration

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								Variable
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xB3
Bits 6–0:		ternal Osci r calibrates illator base	llator Calibr the interna frequency.	ation Regis l oscillator   On C8051	period. The F300/1 devi	ices, the re		CL defines the is factory cali-

## SFR Definition 11.2. OSCICN: Internal Oscillator Control

R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	Reset Value			
			IFRDY	CLKSL	IOSCEN	IFCN1	IFCN0	00010100			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
2	2.10	2.10	2	2.10	2.12	2	2.10	0xB2			
								0//BE			
Bits7–5:	: UNUSED. Read = 000b, Write = don't care.										
Bit4:	IFRDY: Inte				Flag.						
	0: Internal C		•		•	iency.					
	1: Internal C										
Bit3:	CLKSL: Sys		•		·						
	0: SYSCLK				tor, and sca	led as per	the IFCN I	bits.			
	1: SYSCLK	derived fro	om the Exte	rnal Oscilla	ator circuit.						
Bit2:	IOSCEN: In	ternal Osci	illator Enab	le Bit.							
	0: Internal C	Oscillator D	isabled.								
	1: Internal C	Oscillator E	nabled.								
Bits1–0:	IFCN1-0: In	ternal Osci	llator Frequ	ency Cont	rol Bits.						
	00: SYSCLł	00: SYSCLK derived from Internal Oscillator divided by 8.									
l	01: SYSCLł	01: SYSCLK derived from Internal Oscillator divided by 4.									
	10: SYSCLł				•						
	11: SYSCL	K derived fr	om Interna	l Oscillator	divided by '	1.					



## SFR Definition 11.3. OSCXCN: External Oscillator Control

	<b>D</b> 444	<b>D</b> 444	<b>D</b> 444	-	<b>5</b> 4 4	5.44	5 ***	5			
		R/W XOSCMD1		R	R/W XFCN2	R/W XFCN1	R/W XFCN0	Reset Value			
Bit7	Bit6	Bit5	Bit4		Bit2		Bit0	00000000			
BIT	BIto	BItS	BI[4	Bit3	BItZ	Bit1	Bitu	SFR Address: 0xB1			
								UXDI			
Bit7:		ustal Oscillat	or Valid Flag.								
Ditr.											
	(Read only when XOSCMD = 11x.) 0: Crystal Oscillator is unused or not yet stable.										
	•		nning and stat								
Bits6-4:	XOSCMD2-0	): External C	scillator Mode	Bits.							
	00x: Externa	l Oscillator c	ircuit off.								
	010: Externa										
			ck Mode with o	•	-						
			with divide by	-							
	•		Mode with div	ide by 2	stage.						
	110: Crystal			by 2 of							
Bit3:	•		ode with divide Nrite = don't ca	•	ige.						
Bits2–0:			lator Frequenc		l Rits						
B102 0.	000-111: See		•								
	XFCN	Crystal (XC	DSCMD = 11x)	RC ()	(OSCMD =	10x) C	(XOSCMD	= 10x)			
	000	f ≤ 3	32 kHz		f≤25 kHz		K Factor =	0.87			
	001	32 kHz <	< f ≤ 84 kHz	25 k	Hz < f ≤ 50	kHz	K Factor =	= 2.6			
	010	84 kHz <	∶f ≤ 225 kHz	50 kł	Hz < f ≤ 100	kHz	K Factor =	= 7.7			
	011	225 kHz <	< f ≤ 590 kHz	100 k	$Hz < f \le 200$	) kHz	K Factor =	= 22			
	100	590 kHz <	< f ≤ 1.5 MHz	200 k	$Hz < f \le 400$	) kHz	K Factor =	= 65			
	101	1.5 MHz	$< f \le 4 MHz$	400 k	$Hz < f \le 800$	) kHz	K Factor =	180			
	110	4 MHz <	: f ≤ 10 MHz	800 k	Hz < f ≤ 1.6	MHz	K Factor =	664			
	111	10 MHz <	< f ≤ 30 MHz	1.6 M	Hz < f ≤ 3.2	MHz	K Factor =	1590			
CDVSTA		suit from Fig	ure 11.1, Optic	$n 1 \cdot X \cap$	SCMD - 11	v)					
CRISIA			natch crystal fr			^)					
				590010)	•						
RC MOD	E (Circuit fror	n Figure 11.1	I, Option 2; XC	SCMD	= 10x)						
			natch frequenc								
	$f = 1.23(10^3)$	<b>/ (R x C)</b> . w	here								
	f = frequenc										
	C = capacito										
	R = Pull-up ı										
C MODE	(Circuit from	Figure 11.1,	Option 3; XOS	SCMD =	10x)						
		· · ·	r the oscillation	n frequei	ncy desired	:					
	f = KF / (C x	V <sub>DD</sub> ), where	e								
	f = frequency	y of oscillatio	n in MHz								
			(TAL2 pin in pl	=							
	$V_{DD} = Powe$	r Supply on I	MCU in volts								



## 11.5. External RC Example

If an RC network is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 11.1, Option 2. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, first select the RC network value to produce the desired frequency of oscillation. If the frequency desired is 100 kHz, let R = 246 k $\Omega$  and C = 50 pF:

 $f = 1.23(10^3) / RC = 1.23(10^3) / [246 \times 50] = 0.1 MHz = 100 kHz$ 

Referring to the table in SFR Definition 11.3, the required XFCN setting is 010b.

#### 11.6. External Capacitor Example

If a capacitor is used as an external oscillator for the MCU, the circuit should be configured as shown in Figure 11.1, Option 3. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, select the capacitor to be used and find the frequency of oscillation from the equations below. Assume  $V_{DD} = 3.0$  V and f = 150 kHz:

 $f = KF / (C \times VDD)$ 

0.150 MHz = KF / (C x 3.0)

Since the frequency of roughly 150 kHz is desired, select the K Factor from the table in SFR Definition 11.3 as KF = 22:

0.150 MHz = 22 / (C x 3.0)

C x 3.0 = 22 / 0.150 MHz

C = 146.6 / 3.0 pF = 48.8 pF

Therefore, the XFCN value to use in this example is 011b and C = 50 pF.




## SFR Definition 12.1. XBR0: Port I/O Crossbar Register 0

R/W	R/W XSKP6	R/W XSKP5	R/W XSKP4	R/W XSKP3	R/W XSKP2	R/W XSKP1	R/W XSKP0	Reset Value 0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
Bit7: Bits6–0:		Crossbar S elect Port p or ADC or C CNVSTR in nding P0.n	kip Enable bins to be sl Comparator nput) should pin is not sl	Bits kipped by th ) or used as d be skippe kipped by tl	s special fur d by the Cr he Crossba	nctions (VR ossbar.		0xE1 Ised as ana- external oscil-

### SFR Definition 12.2. XBR1: Port I/O Crossbar Register 1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
-	AOME	CP0AOEN	CPOOEN	SYSCKE		-	UTX0EN	7			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
Ditt	Dito	Dito	Ditt	Dito	DIE	Ditt	Dito	0xE2			
								UNEZ			
Bits7–6:	PCA0ME: P	CA Module	/0 Enable	Bits							
	00: All PCA	I/O unavaila	ble at Port	pins.							
	01: CEX0 rc			•							
	10: CEX0, C	EX1 routed	to Port pin	s.							
	11: CEX0, C	EX1, CEX2	routed to F	Port pins.							
Bit5:		Comparator			ut Enable						
	0: Asynchro										
		nous CP0 ro									
Bit4:	CP0OEN: Comparator0 Output Enable										
		ailable at Po									
Dito		ed to Port pi									
Bit3:		SYSCLK Out									
	0: /SYSCLK		•								
Bit2:		output route SMBus I/O	•	nn.							
DILZ.	0: SMBus I/			inc							
		L routed to F									
Bit1:	,		•								
Ditt.	URX0EN: UART RX Enable 0: UART RX0 unavailable at Port pin.										
		(0 routed to									
Bit0:		ART TX Out	•								
	0: UART TX										
		0 routed to I	•								





### Figure 13.4. Typical SMBus SCL Generation

Setting the EXTHOLD bit extends the minimum setup and hold times for the SDA line. The minimum SDA setup time defines the absolute minimum time that SDA is stable before SCL transitions from low-to-high. The minimum SDA hold time defines the absolute minimum time that the current SDA value remains stable after SCL transitions from high-to-low. EXTHOLD should be set so that the minimum setup and hold times meet the SMBus Specification requirements of 250 ns and 300 ns, respectively. Table 13.2 shows the minimum setup and hold times for the two EXTHOLD settings. Setup and hold time extensions are typically necessary when SYSCLK is above 10 MHz.

EXTHOLD	Minimum SDA Setup Time	Minimum SDA Hold Time
0	T <sub>low</sub> – 4 system clocks OR 1 system clock + s/w delay <sup>*</sup>	3 system clocks
1	11 system clocks	12 system clocks

Table 13.2. Minimum SDA Setup and Hold Times

\*Note: Setup Time for ACK bit transmissions and the MSB of all data transfers. The s/w delay occurs between the time SMB0DAT or ACK is written and when SI is cleared. Note that if SI is cleared in the same write that defines the outgoing ACK value, s/w delay is zero.

With the SMBTOE bit set, Timer 2 should be configured to overflow after 25 ms in order to detect SCL low timeouts (see **Section "13.3.3. SCL Low Timeout" on page 114**). The SMBus interface will force Timer 2 to reload while SCL is high, and allow Timer 2 to count when SCL is low. The Timer 2 interrupt service routine should be used to reset SMBus communication by disabling and reenabling the SMBus. Timer 2 configuration is described in **Section "15.2. Timer 2" on page 151**.

SMBus Free Timeout detection can be enabled by setting the SMBFTE bit. When this bit is set, the bus will be considered free if SDA and SCL remain high for more than 10 SMBus clock source periods (see Figure 13.4). When a Free Timeout is detected, the interface will respond as if a STOP was detected (an interrupt will be generated, and STO will be set).



#### 13.4.2. SMB0CN Control Register

SMB0CN is used to control the interface and to provide status information (see SFR Definition 13.2). The higher four bits of SMB0CN (MASTER, TXMODE, STA, and STO) form a status vector that can be used to jump to service routines. MASTER and TXMODE indicate the master/slave state and transmit/receive modes, respectively.

The STA bit indicates that a START has been detected or generated since the last SMBus interrupt. When set to '1', the STA bit will cause the SMBus to enter Master mode and generate a START when the bus becomes free. STA is not cleared by hardware after the START is generated; it must be cleared by software.

As a master, writing the STO bit will cause the hardware to generate a STOP condition and end the current transfer after the next ACK cycle. STO is cleared by hardware after the STOP condition is generated. As a slave, STO indicates that a STOP condition has been detected since the last SMBus interrupt. STO is also used in slave mode to manage the transition from slave receiver to slave transmitter; see **Section 13.5.4** for details on this procedure.

If STO and STA are both set to '1' (while in Master Mode), a STOP followed by a START will be generated.

As a receiver, writing the ACK bit defines the outgoing ACK value; as a transmitter, reading the ACK bit indicates the value received on the last ACK cycle. ACKRQ is set each time a byte is received, indicating that an outgoing ACK value is needed. When ACKRQ is set, software should write the desired outgoing value to the ACK bit before clearing SI. A NACK will be generated if software does not write the ACK bit before clearing SI. SDA will reflect the defined ACK value immediately following a write to the ACK bit; however SCL will remain low until SI is cleared. If a received slave address is not acknowledged, further slave events will be ignored until the next START is detected.

The ARBLOST bit indicates that the interface has lost an arbitration. This may occur anytime the interface is transmitting (master or slave). A lost arbitration while operating as a slave indicates a bus error condition. ARBLOST is cleared by hardware each time SI is cleared.

The SI bit (SMBus Interrupt Flag) is set at the beginning and end of each transfer, after each byte frame, or when an arbitration is lost; see Table 13.3 for more details.

**Important Note About the SI Bit:** The SMBus interface is stalled while SI is set; thus SCL is held low, and the bus is stalled until software clears SI.

Table 13.3 lists all sources for hardware changes to the SMB0CN bits. Refer to Table 13.4 for SMBus status decoding using the SMB0CN register.



Bit	Set by Hardware When:	Cleared by Hardware When:
MASTER	<ul> <li>A START is generated.</li> </ul>	<ul> <li>A STOP is generated.</li> </ul>
		<ul> <li>Arbitration is lost.</li> </ul>
TXMODE	START is generated.	A START is detected.
	• The SMBus interface enters transmitter mode	<ul> <li>Arbitration is lost.</li> </ul>
	(after SMB0DAT is written before the start of	<ul> <li>SMB0DAT is not written before the</li> </ul>
	an SMBus frame).	start of an SMBus frame.
STA	<ul> <li>A START followed by an address byte is received.</li> </ul>	<ul> <li>Must be cleared by software.</li> </ul>
STO	<ul> <li>A STOP is detected while addressed as a slave.</li> </ul>	<ul> <li>A pending STOP is generated.</li> </ul>
	<ul> <li>Arbitration is lost due to a detected STOP.</li> </ul>	
ACKRQ	<ul> <li>A byte has been received and an ACK</li> </ul>	<ul> <li>After each ACK cycle.</li> </ul>
	response value is needed.	
ARBLOST	• A repeated START is detected as a MASTER	<ul> <li>Each time SI is cleared.</li> </ul>
	when STA is low (unwanted repeated START).	
	<ul> <li>SCL is sensed low while attempting to gener-</li> </ul>	
	ate a STOP or repeated START condition.	
	<ul> <li>SDA is sensed low while transmitting a '1'</li> </ul>	
	(excluding ACK bits).	
ACK	<ul> <li>The incoming ACK value is low (ACKNOWL- EDGE).</li> </ul>	<ul> <li>The incoming ACK value is high (NOT ACKNOWLEDGE).</li> </ul>
SI	<ul> <li>A START has been generated.</li> </ul>	<ul> <li>Must be cleared by software.</li> </ul>
	<ul> <li>Lost arbitration.</li> </ul>	
	<ul> <li>A byte has been transmitted and an</li> </ul>	
	ACK/NACK received.	
	<ul> <li>A byte has been received.</li> </ul>	
	<ul> <li>A START or repeated START followed by a</li> </ul>	
	slave address + R/W has been received.	
	<ul> <li>A STOP has been received.</li> </ul>	

# Table 13.3. Sources for Hardware Changes to SMB0CN

## 13.5. SMBus Transfer Modes

The SMBus interface may be configured to operate as master and/or slave. At any particular time, it will be operating in one of the following four modes: Master Transmitter, Master Receiver, Slave Transmitter, or Slave Receiver. The SMBus interface enters Master Mode any time a START is generated, and remains in Master Mode until it loses arbitration or generates a STOP. An SMBus interrupt is generated at the end of all SMBus byte frames; however, note that the interrupt is generated before the ACK cycle when operating as a receiver, and after the ACK cycle when operating as a transmitter.

#### 13.5.1. Master Transmitter Mode

Serial data is transmitted on SDA while the serial clock is output on SCL. The SMBus interface generates the START condition and transmits the first byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 0 (WRITE). The master then transmits one or more bytes of serial data. After each byte is transmitted, an acknowledge bit is generated by the slave. The transfer is ended when the STO bit is set and a STOP is generated. Note that the interface will switch to Master Receiver Mode if SMB0DAT is not written following a Master Transmitter interrupt. Figure 13.5 shows a typical Master Transmitter sequence. Two transmit data bytes are shown, though any number of bytes may be transmitted. Notice that the 'data byte transferred' interrupts occur **after** the ACK cycle in this mode.




Figure 13.5. Typical Master Transmitter Sequence




# 14. UART0

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in **Section "14.1. Enhanced Baud Rate Generation" on page 132**). Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

UARTO has two associated SFRs: Serial Control Register 0 (SCON0) and Serial Data Buffer 0 (SBUF0). The single SBUF0 location provides access to both transmit and receive registers. Reading SBUF0 accesses the buffered Receive register; writing SBUF0 accesses the Transmit register.

With UART0 interrupts enabled, an interrupt is generated each time a transmit is completed (TI0 is set in SCON0), or a data byte has been received (RI0 is set in SCON0). The UART0 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART0 interrupt (transmit complete or receive complete).







#### 16.2. Capture/Compare Modules


Each module can be configured to operate independently in one of six operation modes: Edge-triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-bit Pulse Width Modulator, or 16-bit Pulse Width Modulator. Each module has Special Function Registers (SFRs) associated with it in the CIP-51 system controller. These registers are used to exchange data with a module and configure the module's mode of operation.

Table 16.2 summarizes the bit settings in the PCA0CPMn registers used to select the PCA capture/compare module's operating modes. Setting the ECCFn bit in a PCA0CPMn register enables the module's CCFn interrupt. Note: PCA0 interrupts must be globally enabled before individual CCFn interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit and the EPCA0 bit to logic 1. See Figure 16.3 for details on the PCA interrupt configuration.

PWM16	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	Operation Mode
X*	Х*	1	0	0	0	0	X*	Capture triggered by positive edge on CEXn
X*	Х*	0	1	0	0	0	X*	Capture triggered by negative edge on CEXn
X*	Х*	1	1	0	0	0	X*	Capture triggered by transition on CEXn
X*	1	0	0	1	0	0	X*	Software Timer
X*	1	0	0	1	1	0	X*	High Speed Output
Х*	1	0	0	Х*	1	1	X*	Frequency Output
0	1	0	0	Х*	0	1	X*	8-bit Pulse Width Modulator
1	1	0	0	Х*	0	1	Х*	16-bit Pulse Width Modulator

#### Table 16.2. PCA0CPM Register Settings for PCA Capture/Compare Modules

\*Note: X = Don't Care








# 17. C2 Interface

C8051F300/1/2/3/4/5 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow Flash programming and in-system debugging with the production part installed in the end application. The C2 interface operates using only two pins: a bi-directional data signal (C2D) and a clock input (C2CK). See the C2 Interface Specification for details on the C2 protocol.

## 17.1. C2 Interface Registers

The following describes the C2 registers necessary to perform Flash programming functions through the C2 interface. All C2 registers are accessed through the C2 interface as described in the C2 Interface Specification.



## C2 Register Definition 17.1. C2ADD: C2 Address

## C2 Register Definition 17.2. DEVICEID: C2 Device ID

