

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I²C), UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	8
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	10-VFDFN Exposed Pad
Supplier Device Package	11-QFN (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f305r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 14.3. Timer Settings for Standard Baud Rates
Using an External 22.1184 MHz Oscillator 139
Table 14.4. Timer Settings for Standard Baud Rates
Using an External 18.432 MHz Oscillator 140
Table 14.5. Timer Settings for Standard Baud Rates
Using an External 11.0592 MHz Oscillator 141
Table 14.6. Timer Settings for Standard Baud Rates
Using an External 3.6864 MHZ Oscillator 142
15. Timers
16. Programmable Counter Array
Table 16.1. PCA Timebase Input Options 156
Table 16.2. PCA0CPM Register Settings for PCA Capture/Compare Modules 157
Table 16.3. Watchdog Timer Timeout Intervals 166
17.C2 Interface



SFR Definition 15.4. TL0: Timer 0 Low Byte	50
SFR Definition 15.5. TL1: Timer 1 Low Byte	50
SFR Definition 15.6. TH0: Timer 0 High Byte1	50
SFR Definition 15.7. TH1: Timer 1 High Byte1	50
SFR Definition 15.8. TMR2CN: Timer 2 Control	53
SFR Definition 15.9. TMR2RLL: Timer 2 Reload Register Low Byte	54
SFR Definition 15.10. TMR2RLH: Timer 2 Reload Register High Byte	54
SFR Definition 15.11. TMR2L: Timer 2 Low Byte	54
SFR Definition 15.12. TMR2H Timer 2 High Byte	54
SFR Definition 16.1. PCA0CN: PCA Control	67
SFR Definition 16.2. PCA0MD: PCA Mode1	68
SFR Definition 16.3. PCA0CPMn: PCA Capture/Compare Mode	69
SFR Definition 16.4. PCA0L: PCA Counter/Timer Low Byte	70
SFR Definition 16.5. PCA0H: PCA Counter/Timer High Byte	70
SFR Definition 16.6. PCA0CPLn: PCA Capture Module Low Byte 1	71
SFR Definition 16.7. PCA0CPHn: PCA Capture Module High Byte1	71
C2 Register Definition 17.1. C2ADD: C2 Address	73
C2 Register Definition 17.2. DEVICEID: C2 Device ID	73
C2 Register Definition 17.3. REVID: C2 Revision ID	74
C2 Register Definition 17.4. FPCTL: C2 Flash Programming Control	74
C2 Register Definition 17.5. FPDAT: C2 Flash Programming Data	74



Perhaps the most unique Port I/O enhancement is the Digital Crossbar. This is essentially a digital switching network that allows mapping of internal digital system resources to Port I/O pins (See Figure 1.7). Onchip counter/timers, serial buses, HW interrupts, comparator output, and other digital signals in the controller can be configured to appear on the Port I/O pins specified in the Crossbar Control registers. This allows the user to select the exact mix of general purpose Port I/O and digital resources needed for the particular application.



Figure 1.7. Digital Crossbar Diagram

### 1.5. Serial Ports

The C8051F300/1/2/3/4/5 Family includes an SMBus/I<sup>2</sup>C interface and a full-duplex UART with enhanced baud rate configuration. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little CPU intervention.





Figure 4.2. QFN-11 Package Drawing

Dimension	Min	Nom	Max	Dimension	Min	Nom	Мах
A	0.80	0.90	1.00	E 3.00 BSC.			
A1	0.03	0.07	0.11	E2	2.20	2.25	2.30
A3		0.25 REF		L	.45	.55	.65
b	0.18	0.25	0.30	aaa			0.15
D	3.00 BSC.		bbb			0.15	
D2	1.30	1.35	1.40	ddd			0.05
е	0.50 BSC.			eee			0.08

### Table 4.2. QFN-11 Package Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

**3.** This drawing conforms to JEDEC outline MO-243, variation VEED except for custom features D2, E2, and L which are toleranced per supplier designation.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.



#### 5.4.2. Window Detector In Differential Mode

Figure 5.7 shows two example window comparisons for differential mode, with ADC0LT = 0x10 (+16d) and ADC0GT = 0xFF (-1d). Notice that in Differential mode, the codes vary from –VREF to VREF x (127/128) and are represented as 8-bit 2's complement signed integers. In the left example, an AD0WINT interrupt will be generated if the ADC0 conversion word (ADC0L) is within the range defined by ADC0GT and ADC0LT (if 0xFF (-1d) < ADC0 < 0x10 (16d)). In the right example, an AD0WINT interrupt will be generated if ADC0 is outside of the range defined by ADC0GT and ADC0LT (if ADC0 < 0xFF (-1d) or ADC0 > 0x10 (+16d)).



Figure 5.7. ADC Window Compare Examples, Differential Mode

### SFR Definition 5.5. ADC0GT: ADC0 Greater-Than Data Byte (C8051F300/2)



### SFR Definition 5.6. ADC0LT: ADC0 Less-Than Data Byte (C8051F300/2)





R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
	—		_	REFSL	TEMPE	BIASE	_	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xD1
Bits7–3:	UNUSED. R	lead = 0000	00b; Write =	don't care.				
Bit3:	REFSL: Volt	tage Refere	nce Select.					
	This bit sele	cts the sou	rce for the i	nternal volta	ige referenc	ce.		
	0: VREF inp	ut pin used	as voltage	reference.				
	1: V <sub>DD</sub> used	as voltage	reference.					
Bit2:	TEMPE: Temperature Sensor Enable Bit.							
	0: Internal Temperature Sensor off.							
	1: Internal Temperature Sensor on.							
Bit1:	Bit1: BIASE: Internal Analog Bias Generator Enable Bit. (Must be '1' if using ADC).							
	0: Internal Bias Generator off.							
	1: Internal Bias Generator on.							
Bit0:	UNUSED. R	lead = 0b. \	Nrite = don'	t care.				

### SFR Definition 6.1. REF0CN: Reference Control Register

# Table 6.1. External Voltage Reference Circuit Electrical Characteristics $V_{DD} = 3.0 \text{ V}$ ; -40 to +85°C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Input Voltage Range		0	—	V <sub>DD</sub>	V
Input Current	Sample Rate = 500 ksps; VREF = 3.0 V	—	12		μA



### 7. Comparator0

C8051F300/1/2/3/4/5 devices include an on-chip programmable voltage comparator, which is shown in Figure 7.1. Comparator0 offers programmable response time and hysteresis, an analog input multiplexer, and two outputs that are optionally available at the Port pins: a synchronous "latched" output (CP0), or an asynchronous "raw" output (CP0A). The asynchronous CP0A signal is available even when the system clock is not active. This allows Comparator0 to operate and generate an output with the device in STOP mode. When assigned to a Port pin, the Comparator0 output may be configured as open drain or push-pull (see Section "12.2. Port I/O Initialization" on page 106). Comparator0 may also be used as a reset source (see Section "9.5. Comparator0 Reset" on page 85).

The inputs for Comparator0 are selected in the CPT0MX register (SFR Definition 7.2). The CMX0P1-CMX-0P0 bits select the Comparator0 positive input; the CMX0N1-CMX0N0 bits select the Comparator0 negative input.

**Important Note About Comparator Inputs:** The Port pins selected as comparator inputs should be configured as analog inputs in their associated Port configuration register, and configured to be skipped by the Crossbar (for details on Port configuration, see **Section "12.3. General Purpose Port I/O" on page 108**).







The output of Comparator0 can be polled in software, used as an interrupt source, and/or routed to a Port pin. When routed to a Port pin, the Comparator0 output is available asynchronous or synchronous to the system clock; the asynchronous output is available even in STOP mode (with no system clock active). When disabled, the Comparator0 output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, and its supply current falls to less than 100 nA. See **Section "12.1. Priority Crossbar Decoder" on page 104** for details on configuring the Comparator0 output via the digital Crossbar. Comparator0 inputs can be externally driven from -0.25 to (V<sub>DD</sub>) + 0.25 V without damage or upset. The complete electrical specifications for Comparator0 are given in Table 7.1.

The Comparator0 response time may be configured in software via the CP0MD1-0 bits in register CPT0MD (see SFR Definition 7.3). Selecting a longer response time reduces the amount of power consumed by Comparator0. See Table 7.1 for complete timing and power consumption specifications.





The hysteresis of Comparator0 is software-programmable via its Comparator0 Control register (CPT0CN). The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negative-going symmetry of this hysteresis around the threshold voltage.

The Comparator0 hysteresis is programmed using Bits3–0 in the Comparator0 Control Register CPT0CN (shown in SFR Definition 7.1). The amount of negative hysteresis voltage is determined by the settings of the CP0HYN bits. As shown in Figure 7.2, settings of 20, 10 or 5 mV of negative hysteresis can be programmed, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CP0HYP bits.



# Table 7.1. Comparator0 Electrical Characteristics $V_{DD}$ = 3.0 V, -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Response Time:	CP0+ - CP0- = 100 mV	—	100		ns
Mode 0, Vcm* = 1.5 V	CP0+ - CP0- = -100 mV	<u> </u>	250	—	ns
Response Time:	CP0+ - CP0- = 100 mV	—	175		ns
Mode 1, Vcm* = 1.5 V	CP0+ - CP0- = -100 mV	—	500		ns
Response Time:	CP0+ - CP0- = 100 mV	—	320		ns
Mode 2, Vcm* = 1.5 V	CP0+ - CP0- = -100 mV	<u> </u>	1100	—	ns
Response Time:	CP0+ - CP0- = 100 mV	<u> </u>	1050	—	ns
Mode 3, Vcm* = 1.5 V	CP0+ - CP0- = -100 mV	<u> </u>	5200	—	ns
Common-Mode Rejection Ratio		-	1.5	4	mV/V
Positive Hysteresis 1	CP0HYP1–0 = 00	<b>—</b>	0	1	mV
Positive Hysteresis 2	CP0HYP1-0 = 01	3	5	7	mV
Positive Hysteresis 3	CP0HYP1-0 = 10	7	10	15	mV
Positive Hysteresis 4	CP0HYP1-0 = 11	15	20	25	mV
Negative Hysteresis 1	CP0HYN1-0 = 00	<u> </u>	0	1	mV
Negative Hysteresis 2	CP0HYN1-0 = 01	3	5	7	mV
Negative Hysteresis 3	CP0HYN1-0 = 10	7	10	15	mV
Negative Hysteresis 4	CP0HYN1-0 = 11	15	20	25	mV
Inverting or Non-Inverting Input Voltage Range		-0.25	—	V <sub>DD</sub> + 0.25	V
Input Capacitance		<b> </b> –	7	—	pF
Input Bias Current		-5	0.001	+5	nA
Input Offset Voltage		-5	—	+5	mV
	Power Supply		1	·	
Power Supply Rejection		—	0.1	1	mV/V
Power-up Time		<b> </b> –	10	—	μs
	Mode 0	<b> </b> –	7.6	—	μA
Supply Current at DC	Mode 1	<b> </b> –	3.2	—	μA
	Mode 2	<b> </b> –	1.3	—	μA
	Mode 3	<b> </b> –	0.4	—	μA
*Note: Vcm is the common-mo	de voltage on CP0+ and CP0–.	1	1	·	



### 8.3. Interrupt Handler

The CIP-51 includes an extended interrupt system supporting a total of 12 interrupt sources with two priority levels. The allocation of interrupt sources between on-chip peripherals and external inputs pins varies according to the specific version of the device. Each interrupt source has one or more associated interruptpending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1.

If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regard-less of the interrupt's enable/disable state.)

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in an SFR (IE-EIE1). However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings.

## Note: Any instruction that clears the EA bit should be immediately followed by an instruction that has two or more opcode bytes. For example:

// in 'C': EA = 0; // clear EA bit EA = 0; // ... followed by another 2-byte opcode ; in assembly: CLR EA ; clear EA bit CLR EA ; ... followed by another 2-byte opcode

If an interrupt is posted during the execution phase of a "CLR EA" opcode (or any instruction which clears the EA bit), and the instruction is followed by a single-cycle instruction, the interrupt may be taken. However, a read of the EA bit will return a '0' inside the interrupt service routine. When the "CLR EA" opcode is followed by a multi-cycle instruction, the interrupt will not be taken.

Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI) instruction, a new interrupt request will be generated immediately and the CPU will reenter the ISR after the completion of the next instruction.

### 8.3.1. MCU Interrupt Sources and Vectors

The MCUs support 12 interrupt sources. Software can simulate an interrupt by setting any interrupt-pending flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag. MCU interrupt sources, associated vector addresses, priority order and control bits are summarized in Table 8.4 on page 74. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).



### 8.4. Power Management Modes

The CIP-51 core has two software programmable power management modes: Idle and Stop. Idle mode halts the CPU while leaving the peripherals and clocks active. In Stop mode, the CPU is halted, all interrupts and timers (except the Missing Clock Detector) are inactive, and the system clock is stopped (analog peripherals remain in their selected states). Since clocks are running in Idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power. SFR Definition 8.12 describes the Power Control Register (PCON) used to control the CIP-51's power management modes.

Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power management of the entire MCU is better accomplished by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers or serial buses, draw little power when they are not in use. Turning off the oscillators lowers power consumption considerably; however a reset is required to restart the MCU.

#### 8.4.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon as the instruction that sets the bit completes execution. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during Idle mode.

Idle mode is terminated when an enabled interrupt is asserted or a reset occurs. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

If enabled, the Watchdog Timer (WDT) will eventually cause an internal watchdog reset and thereby terminate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefinitely, waiting for an external stimulus to wake up the system. Refer to **Section "16.3. Watchdog Timer Mode" on page 164** for more information on the use and configuration of the WDT.

## Note: Any instruction that sets the IDLE bit should be immediately followed by an instruction that has 2 or more opcode bytes. For example:

// in 'C':	
PCON $  = 0 \times 01;$	// set IDLE bit
PCON = PCON;	// followed by a 3-cycle dummy instruction
; in assembly:	
ORL PCON, #01h	; set IDLE bit
MOV PCON, PCON	; followed by a 3-cycle dummy instruction

If the instruction following the write of the IDLE bit is a single-byte instruction and an interrupt occurs during the execution phase of the instruction that sets the IDLE bit, the CPU may not wake from IDLE mode when a future interrupt occurs.



### 9.7. Flash Error Reset

If a Flash read/write/erase or program read targets an illegal address, a system reset is generated. This may occur due to any of the following:

- A Flash write or erase is attempted above user code space. This occurs when PSWE is set to '1' and a MOVX operation is attempted above the user code space address limit.
- A Flash read is attempted above user code space. This occurs when a MOVC operation is attempted above the user code space address limit.
- A Program read is attempted above user code space. This occurs when user code attempts to branch to an address above the user code space address limit.

Device	User Code Space Address Limit
C8051F300/1/2/3	0x1DFF
C8051F304	0x0FFF
C8051F305	0x07FF

Table 9.1. User Code Space Address Limits

The FERROR bit (RSTSRC.6) is set following a Flash error reset. The state of the  $\overline{RST}$  pin is unaffected by this reset.

### 9.8. Software Reset

Software may force a reset by writing a '1' to the SWRSF bit (RSTSRC.4). The SWRSF bit will read '1' following a software forced reset. The state of the RST pin is unaffected by this reset.

### Table 9.2. Reset Electrical Characteristics

-40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
RST Output Low Voltage	$I_{OL} = 8.5 \text{ mA}, V_{DD} = 2.7 \text{ V to}$ 3.6 V	—		0.6	V
RST Input High Voltage		$0.7 \mathrm{x} \mathrm{V}_\mathrm{DD}$		—	V
RST Input Low Voltage		—		$0.3 \times V_{DD}$	
RST Input Leakage Current	RST = 0.0 V	—	25	40	μA
$V_{DD}$ Monitor Threshold ( $V_{RST}$ )		2.40	2.55	2.70	V
Missing Clock Detector Timeout	Time from last system clock ris- ing edge to reset initiation	100	220	500	μs
Reset Time Delay	Delay between release of any reset source and code execution at location 0x0000	5.0	_	_	μs
Minimum RST Low Time to Generate a System Reset		15		—	μs
V <sub>DD</sub> Ramp Time	$V_{DD} = 0$ to $V_{RST}$	_	_	1	ms



NOTES:



Parameter	Conditions	Min	Тур	Max	Units	
Calibrated Internal Oscillator	C8051F300/1 devices –40 to +85 °C	24	24.5	25	MHz	
Frequency	C8051F300/1 devices 0 to +70 °C	24.3	24.7	25	MHz	
Uncalibrated Internal Oscillator Frequency	C8051F302/3/4/5 devices	16	20	24	MHz	
Internal Oscillator Supply Current (from V <sub>DD</sub> )	OSCICN.2 = 1		450		μA	

### Table 11.1. Internal Oscillator Electrical Characteristics

### 11.2. External Oscillator Drive Circuit

-40 to +85 °C unless otherwise specified

The external oscillator circuit may drive an external crystal, ceramic resonator, capacitor, or RC network. A CMOS clock may also provide a clock input. For a crystal or ceramic resonator configuration, the crystal/resonator must be wired across the XTAL1 and XTAL2 pins as shown in Option 1 of Figure 11.1. A 10 M $\Omega$  resistor also must be wired across the XTAL2 and XTAL1 pins for the crystal/resonator configuration. In RC, capacitor, or CMOS clock configuration, the clock source should be wired to the XTAL2 pin as shown in Option 2, 3, or 4 of Figure 11.1. The type of external oscillator must be selected in the OSCXCN register, and the frequency control bits (XFCN) must be selected appropriately (see SFR Definition 11.3).

**Important Note on External Oscillator Usage:** Port pins must be configured when using the external oscillator circuit. When the external oscillator drive circuit is enabled in crystal/resonator mode, Port pins P0.2 and P0.3 are occupied as XTAL1 and XTAL2 respectively. When the external oscillator drive circuit is enabled in capacitor, RC, or CMOS clock mode, Port pin P0.3 is occupied as XTAL2. The Port I/O Crossbar should be configured to skip the occupied Port pins; see **Section "12.1. Priority Crossbar Decoder" on page 104** for Crossbar configuration. Additionally, when using the external oscillator circuit in crystal/resonator, capacitor, or RC mode, the associated Port pins should be configured as **analog inputs**. In CMOS clock mode, the associated pin should be configured as a **digital input**. See **Section "12.2. Port I/O Initialization" on page 106** for details on Port input mode selection.

### 11.3. System Clock Selection

The CLKSL bit in register OSCICN selects which oscillator is used as the system clock. CLKSL must be set to '1' for the system clock to run from the external oscillator; however the external oscillator may still clock peripherals (timers, PCA) when the internal oscillator is selected as the system clock. The system clock may be switched on-the-fly between the internal and external oscillator, so long as the selected oscillator is enabled and has settled. The internal oscillator requires little start-up time and may be enabled and selected as the system clock in the same write to OSCICN. External crystals and ceramic resonators typically require a start-up time before they are settled and ready for use as the system clock. The Crystal Valid Flag (XTLVLD in register OSCXCN) is set to '1' by hardware when the external oscillator is settled. To avoid reading a false XTLVLD, in crystal mode software should delay at least 1 ms between enabling the external oscillator and checking XTLVLD. RC and C modes typically require no start-up time.



Bit	Set by Hardware When:	Cleared by Hardware When:
MASTER	A START is generated.	<ul> <li>A STOP is generated.</li> </ul>
		<ul> <li>Arbitration is lost.</li> </ul>
TXMODE	START is generated.	A START is detected.
	• The SMBus interface enters transmitter mode	<ul> <li>Arbitration is lost.</li> </ul>
	(after SMB0DAT is written before the start of	<ul> <li>SMB0DAT is not written before the</li> </ul>
	an SMBus frame).	start of an SMBus frame.
STA	<ul> <li>A START followed by an address byte is</li> </ul>	<ul> <li>Must be cleared by software.</li> </ul>
	received.	
STO	<ul> <li>A STOP is detected while addressed as a</li> </ul>	<ul> <li>A pending STOP is generated.</li> </ul>
	slave.	
	<ul> <li>Arbitration is lost due to a detected STOP.</li> </ul>	
ACKRQ	<ul> <li>A byte has been received and an ACK</li> </ul>	<ul> <li>After each ACK cycle.</li> </ul>
	response value is needed.	
ARBLOST	• A repeated START is detected as a MASTER	<ul> <li>Each time SI is cleared.</li> </ul>
	when STA is low (unwanted repeated START).	
	• SCL is sensed low while attempting to gener-	
	ate a STOP or repeated START condition.	
	• SDA is sensed low while transmitting a '1'	
	(excluding ACK bits).	
ACK	The incoming ACK value is low (ACKNOWL-	The incoming ACK value is high (NOT
	EDGE).	ACKNOWLEDGE).
SI	• A START has been generated.	<ul> <li>Must be cleared by software.</li> </ul>
	• Lost arbitration.	
	• A byte has been transmitted and an	
	ACK/NACK received.	
	• A byte has been received.	
	• A START of repeated START followed by a	
	slave address + K/W has been received.	
	• A STOP has been received.	

### Table 13.3. Sources for Hardware Changes to SMB0CN

	Frequency: 11.0592 MHz										
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) <sup>1</sup>	T1M <sup>1</sup>	Timer 1 Reload Value (hex)				
SYSCLK from External Osc.	230400	0.00%	48	SYSCLK	XX <sup>2</sup>	1	0xE8				
	115200	0.00%	96	SYSCLK	XX <sup>2</sup>	1	0xD0				
	57600	0.00%	192	SYSCLK	XX <sup>2</sup>	1	0xA0				
	28800	0.00%	384	SYSCLK	XX <sup>2</sup>	1	0x40				
	14400	0.00%	768	SYSCLK / 12	00	0	0xE0				
	9600	0.00%	1152	SYSCLK / 12	00	0	0xD0				
	2400	0.00%	4608	SYSCLK / 12	00	0	0x40				
	1200	0.00%	9216	SYSCLK / 48	10	0	0xA0				
SYSCLK from Internal Osc.	230400	0.00%	48	EXTCLK / 8	11	0	0xFD				
	115200	0.00%	96	EXTCLK / 8	11	0	0xFA				
	57600	0.00%	192	EXTCLK / 8	11	0	0xF4				
	28800	0.00%	384	EXTCLK / 8	11	0	0xE8				
	14400	0.00%	768	EXTCLK / 8	11	0	0xD0				
	9600	0.00%	1152	EXTCLK / 8	11	0	0xB8				

# Table 14.5. Timer Settings for Standard Baud Rates Using an External 11.0592 MHzOscillator

Notes:

1. SCA1–SCA0 and T1M bit definitions can be found in **Section 15.1**.

2. X = Don't care



SFR	Definition	15.4.	TL0:	Timer	0	Low I	Byte
-----	------------	-------	------	-------	---	-------	------



### SFR Definition 15.5. TL1: Timer 1 Low Byte



### SFR Definition 15.6. TH0: Timer 0 High Byte



### SFR Definition 15.7. TH1: Timer 1 High Byte





### 15.2. Timer 2

Timer 2 is a 16-bit timer formed by two 8-bit SFRs: TMR2L (low byte) and TMR2H (high byte). Timer 2 may operate in 16-bit auto-reload mode or (split) 8-bit auto-reload mode. The T2SPLIT bit (TMR2CN.3) defines the Timer 2 operation mode.

Timer 2 may be clocked by the system clock, the system clock divided by 12, or the external oscillator source divided by 8. The external clock mode is ideal for real-time clock (RTC) functionality, where the internal oscillator drives the system clock while Timer 2 (and/or the PCA) is clocked by an external precision oscillator. Note that the external oscillator source divided by 8 is synchronized with the system clock.

#### 15.2.1. 16-bit Timer with Auto-Reload

When T2SPLIT (TMR2CN.3) is zero, Timer 2 operates as a 16-bit timer with auto-reload. Timer 2 can be clocked by SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 2 reload registers (TMR2RLH and TMR2RLL) is loaded into the Timer 2 register as shown in Figure 15.4, and the Timer 2 High Byte Overflow Flag (TMR2CN.7) is set. If Timer 2 interrupts are enabled (if IE.5 is set), an interrupt will be generated on each Timer 2 overflow. Additionally, if Timer 2 interrupts are enabled and the TF2LEN bit is set (TMR2CN.5), an interrupt will be generated each time the lower 8 bits (TMR2L) overflow from 0xFF to 0x00.



Figure 15.4. Timer 2 16-Bit Mode Block Diagram



#### 16.2.3. High Speed Output Mode

In High Speed Output mode, a module's associated CEXn pin is toggled each time a match occurs between the PCA Counter and the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn) Setting the TOGn, MATn, and ECOMn bits in the PCA0CPMn register enables the High-Speed Output mode.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.



Figure 16.6. PCA High Speed Output Mode Diagram



### 17.2. C2 Pin Sharing

The C2 protocol allows the C2 pins to be shared with user functions so that in-system debugging and Flash programming functions may be performed. This is possible because C2 communication is typically performed when the device is in the halt state, where all on-chip peripherals and user software are stalled. In this halted state, the C2 interface can safely 'borrow' the C2CK (normally RST) and C2D (normally P0.7) pins. In most applications, external resistors are required to isolate C2 interface traffic from the user application. A typical isolation configuration is shown in Figure 17.1.



Figure 17.1. Typical C2 Pin Sharing

The configuration in Figure 17.1 assumes the following:

- 1. The user input (b) cannot change state while the target device is halted.
- 2. The  $\overline{RST}$  pin on the target device is used as an input only.

Additional resistors may be necessary depending on the specific application.

