

Welcome to [E-XFL.COM](#)

Understanding [Embedded - Microcontroller, Microprocessor, FPGA Modules](#)



Embedded - Microcontroller, Microprocessor, and FPGA Modules are fundamental components in modern electronic systems, offering a wide range of functionalities and capabilities. Microcontrollers are compact integrated circuits designed to execute specific control tasks within an embedded system. They typically include a processor, memory, and input/output peripherals on a single chip. Microprocessors, on the other hand, are more powerful processing units used in complex computing tasks, often requiring external memory and peripherals. FPGAs (Field Programmable Gate Arrays) are highly flexible devices that can be configured by the user to perform specific logic functions, making them invaluable in applications requiring customization and adaptability.

Applications of [Embedded - Microcontroller,](#)

Details

Product Status	Obsolete
Module/Board Type	MCU, FPGA
Core Processor	ARM® Cortex®-A9
Co-Processor	Zynq-7000 (Z-7035)
Speed	-
Flash Size	32MB
RAM Size	1GB
Connector Type	Samtec UFPS
Size / Dimension	2.05" x 2.99" (52mm x 76mm)
Operating Temperature	0°C ~ 70°C
Purchase URL	https://www.e-xfl.com/product-detail/trenz-electronic/te0745-02-35-1c

Table 3: DC Characteristics Over Recommended Operating Conditions

Symbol	Description	Min	Typ ⁽¹⁾	Max	Units
V_{DRINT}	Data retention V_{CCINT} voltage (below which configuration data might be lost)	0.75	–	–	V
V_{DRI}	Data retention V_{CCAUX} voltage (below which configuration data might be lost)	1.5	–	–	V
I_{REF}	V_{REF} leakage current per pin	–	–	15	μA
I_L	Input or output leakage current per pin (sample-tested)	–	–	15	μA
$C_{IN}^{(2)}$	PL die input capacitance at the pad	–	–	8	pF
$C_{PIN}^{(2)}$	PS die input capacitance at the pad	–	–	8	pF
I_{RPU}	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 3.3V$	90	–	330	μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 2.5V$	68	–	250	μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 1.8V$	34	–	220	μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 1.5V$	23	–	150	μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 1.2V$	12	–	120	μA
I_{RPD}	Pad pull-down (when selected) @ $V_{IN} = 3.3V$	68	–	330	μA
	Pad pull-down (when selected) @ $V_{IN} = 1.8V$	45	–	180	μA
I_{CCADC}	Analog supply current, analog circuits in powered up state	–	–	25	mA
$I_{BATT}^{(3)}$	Battery supply current	–	–	150	nA
$R_{IN_TERM}^{(4)}$	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_40) for commercial (C), industrial (I), and extended (E) temperature devices	28	40	55	Ω
	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_50) for commercial (C), industrial (I), and extended (E) temperature devices	35	50	65	Ω
	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_60) for commercial (C), industrial (I), and extended (E) temperature devices	44	60	83	Ω
n	Temperature diode ideality factor	–	1.010	–	–
r	Temperature diode series resistance	–	2	–	Ω

Notes:

1. Typical values are specified at nominal voltage, 25°C.
2. This measurement represents the die capacitance at the pad, not including the package.
3. Maximum value specified for worst case process at 25°C.
4. Termination resistance to a $V_{CCO}/2$ level.

Table 12: Differential SelectIO DC Input and Output Levels

I/O Standard	V _{ICM} ⁽¹⁾			V _{ID} ⁽²⁾			V _{OCM} ⁽³⁾			V _{OD} ⁽⁴⁾		
	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max
BLVDS_25	0.300	1.200	1.425	0.100	—	—	—	1.250	—	Note 5		
MINI_LVDS_25	0.300	1.200	V _{CCAUX}	0.200	0.400	0.600	1.000	1.200	1.400	0.300	0.450	0.600
PPDS_25	0.200	0.900	V _{CCAUX}	0.100	0.250	0.400	0.500	0.950	1.400	0.100	0.250	0.400
RSDS_25	0.300	0.900	1.500	0.100	0.350	0.600	1.000	1.200	1.400	0.100	0.350	0.600
TMDS_33	2.700	2.965	3.230	0.150	0.675	1.200	V _{CCO} –0.405	V _{CCO} –0.300	V _{CCO} –0.190	0.400	0.600	0.800

Notes:

1. V_{ICM} is the input common mode voltage.
2. V_{ID} is the input differential voltage (Q – \bar{Q}).
3. V_{OCM} is the output common mode voltage.
4. V_{OD} is the output differential voltage (Q – \bar{Q}).
5. V_{OD} for BLVDS will vary significantly depending on topology and loading.
6. LVDS_25 is specified in Table 14.
7. LVDS is specified in Table 15.

Table 13: Complementary Differential SelectIO DC Input and Output Levels

I/O Standard	V _{ICM} ⁽¹⁾			V _{ID} ⁽²⁾		V _{OL} ⁽³⁾		V _{OH} ⁽⁴⁾		I _{OL}		I _{OH}	
	V, Min	V, Typ	V, Max	V, Min	V, Max	V, Max	V, Min	mA, Max	mA, Min	I _{OL}	I _{OH}		
DIFF_HSTL_I	0.300	0.750	1.125	0.100	—	0.400	V _{CCO} –0.400	8.00	—8.00				
DIFF_HSTL_I_18	0.300	0.900	1.425	0.100	—	0.400	V _{CCO} –0.400	8.00	—8.00				
DIFF_HSTL_II	0.300	0.750	1.125	0.100	—	0.400	V _{CCO} –0.400	16.00	—16.00				
DIFF_HSTL_II_18	0.300	0.900	1.425	0.100	—	0.400	V _{CCO} –0.400	16.00	—16.00				
DIFF_HSUL_12	0.300	0.600	0.850	0.100	—	20% V _{CCO}	80% V _{CCO}	0.100	—0.100				
DIFF_MOBILE_DDR	0.300	0.900	1.425	0.100	—	10% V _{CCO}	90% V _{CCO}	0.100	—0.100				
DIFF_SSTL12	0.300	0.600	0.850	0.100	—	(V _{CCO} /2) – 0.150	(V _{CCO} /2) + 0.150	14.25	—14.25				
DIFF_SSTL135	0.300	0.675	1.000	0.100	—	(V _{CCO} /2) – 0.150	(V _{CCO} /2) + 0.150	13.0	—13.0				
DIFF_SSTL135_R	0.300	0.675	1.000	0.100	—	(V _{CCO} /2) – 0.150	(V _{CCO} /2) + 0.150	8.9	—8.9				
DIFF_SSTL15	0.300	0.750	1.125	0.100	—	(V _{CCO} /2) – 0.175	(V _{CCO} /2) + 0.175	13.0	—13.0				
DIFF_SSTL15_R	0.300	0.750	1.125	0.100	—	(V _{CCO} /2) – 0.175	(V _{CCO} /2) + 0.175	8.9	—8.9				
DIFF_SSTL18_I	0.300	0.900	1.425	0.100	—	(V _{CCO} /2) – 0.470	(V _{CCO} /2) + 0.470	8.00	—8.00				
DIFF_SSTL18_II	0.300	0.900	1.425	0.100	—	(V _{CCO} /2) – 0.600	(V _{CCO} /2) + 0.600	13.4	—13.4				

Notes:

1. V_{ICM} is the input common mode voltage.
2. V_{ID} is the input differential voltage (Q – \bar{Q}).
3. V_{OL} is the single-ended low-output voltage.
4. V_{OH} is the single-ended high-output voltage.

Table 26: DDR3L Interface Switching Characteristics (800 Mb/s)⁽¹⁾

Symbol	Description	Min	Max	Units
T _{DQVALID}	Input data valid window	500	–	ps
T _{DQDS} ⁽²⁾	Output DQ to DQS skew	321	–	ps
T _{DQDH} ⁽³⁾	Output DQS to DQ skew	380	–	ps
T _{DQSS}	Output clock to DQS skew	–0.12	0.04	T _{CK}
T _{CACK} ⁽⁴⁾	Command/address output setup time with respect to CLK	636	–	ps
T _{CKCA} ⁽⁵⁾	Command/address output hold time with respect to CLK	853	–	ps

Notes:

1. Recommended V_{CCO_DDR} = 1.35V ±5%.
2. Measurement is taken from either the rising edge of DQ that crosses V_{IH}(AC) or the falling edge of DQ that crosses V_{IL}(AC) to V_{REF} of DQS.
3. Measurement is taken from either the rising edge of DQ that crosses V_{IL}(DC) or the falling edge of DQ that crosses V_{IH}(DC) to V_{REF} of DQS.
4. Measurement is taken from either the rising edge of CMD/ADDR that crosses V_{IH}(AC) or the falling edge of CMD/ADDR that crosses V_{IL}(AC) to V_{REF} of CLK.
5. Measurement is taken from either the rising edge of CMD/ADDR that crosses V_{IL}(DC) or the falling edge of CMD/ADDR that crosses V_{IH}(DC) to V_{REF} of CLK.

Table 27: LPDDR2 Interface Switching Characteristics (800 Mb/s)⁽¹⁾

Symbol	Description	Min	Max	Units
T _{DQVALID}	Input data valid window	500	–	ps
T _{DQDS} ⁽²⁾	Output DQ to DQS skew	111	–	ps
T _{DQDH} ⁽³⁾	Output DQS to DQ skew	318	–	ps
T _{DQSS}	Output clock to DQS skew	0.91	1.10	T _{CK}
T _{CACK} ⁽⁴⁾	Command/address output setup time with respect to CLK	132	–	ps
T _{CKCA} ⁽⁵⁾	Command/address output hold time with respect to CLK	363	–	ps

Notes:

1. Recommended V_{CCO_DDR} = 1.2V ±5%.
2. Measurement is taken from either the rising edge of DQ that crosses V_{IH}(AC) or the falling edge of DQ that crosses V_{IL}(AC) to V_{REF} of DQS.
3. Measurement is taken from either the rising edge of DQ that crosses V_{IL}(DC) or the falling edge of DQ that crosses V_{IH}(DC) to V_{REF} of DQS.
4. Measurement is taken from either the rising edge of CMD/ADDR that crosses V_{IH}(AC) or the falling edge of CMD/ADDR that crosses V_{IL}(AC) to V_{REF} of CLK.
5. Measurement is taken from either the rising edge of CMD/ADDR that crosses V_{IL}(DC) or the falling edge of CMD/ADDR that crosses V_{IH}(DC) to V_{REF} of CLK.

Static Memory Controller

Table 31: SMC Interface Delay Characteristics⁽¹⁾⁽²⁾

Symbol	Description	Min	Max	Units
T _{NANDDOUT}	NAND_IO output delay from last register to pad	4.12	6.45	ns
T _{NANDALE}	NAND_ALE output delay from last register to pad	5.08	6.33	ns
T _{NANDCLE}	NAND_CLE output delay from last register to pad	4.87	6.40	ns
T _{NANDWE}	NAND_WE_B output delay from last register to pad	4.69	5.89	ns
T _{NANDRE}	NAND_RE_B output delay from last register to pad	5.12	6.44	ns
T _{NANDCE}	NAND_CE_B output delay from last register to pad	4.68	5.89	ns
T _{NANDDIN}	NAND_IO setup time and input delay from pad to first register	1.48	3.09	ns
T _{NANDBUSY}	NAND_BUSY setup time and input delay from pad to first register	2.48	3.33	ns
T _{SRAMA}	SRAM_A output delay from last register to pad	3.94	5.73	ns
T _{SRAMDOUT}	SRAM_DQ output delay from last register to pad	4.66	6.45	ns
T _{SRAMCE}	SRAM_CE output delay from last register to pad	4.57	5.95	ns
T _{SRAMOE}	SRAM_OE_B output delay from last register to pad	4.79	6.13	ns
T _{SRAMBLS}	SRAM_BLS_B output delay from last register to pad	5.25	6.74	ns
T _{SRAMWE}	SRAM_WE_B output delay from last register to pad	5.12	6.48	ns
T _{SRAMDIN}	SRAM_DQ setup time and input delay from pad to first register	1.93	3.05	ns
T _{SRAMWAIT}	SRAM_WAIT setup time and input delay from pad to first register	2.26	3.15	ns

Notes:

1. All parameters do not include the package flight time and register controlled delays.
2. Refer to the ARM® PrimeCell® Static Memory Controller (PL350 series) Technical Reference Manual for more SMC timing details.




Figure 4: Quad-SPI Interface (Feedback Clock Disabled) Timing Diagram

ULPI Interfaces

Table 33: ULPI Interface Clock Receiving Mode Switching Characteristics⁽¹⁾⁽²⁾

Symbol	Description	Min	Typ	Max	Units
$T_{ULPIDCK}$	Input setup to ULPI clock, all inputs	3.00	—	—	ns
$T_{ULPICKD}$	Input hold to ULPI clock, all inputs	1.00	—	—	ns
$T_{ULPICKO}$	ULPI clock to output valid, all outputs	1.70	—	8.86	ns
$F_{ULPICLK}$	ULPI device clock frequency	—	60	—	MHz

Notes:

- Test conditions: LVCMS33, slow slew rate, 8 mA drive strength, 15 pF loads, 60 MHz device clock frequency.
- All timing values assume an ideal external input clock. Actual design system timing budgets should account for additional external clock jitter.




Figure 5: ULPI Interface Timing Diagram

SPI Interfaces

Table 39: SPI Master Mode Interface Switching Characteristics⁽¹⁾

Symbol	Description	Min	Typ	Max	Units
$T_{DCMSPICLK}$	SPI master mode clock duty cycle	—	50	—	%
$T_{MSPIDCK}$	Input setup time for SPI{0,1}_MISO	2.00	—	—	ns
$T_{MSPICKD}$	Input hold time for SPI{0,1}_MISO	8.20	—	—	ns
$T_{MSPICKO}$	Output delay for SPI{0,1}_MOSI and SPI{0,1}_SS	-3.10	—	3.90	ns
$T_{MSPISSCLK}$	Slave select asserted to first active clock edge	1	—	—	$F_{SPI_REF_CLK}$ cycles
$T_{MSPICLKSS}$	Last active clock edge to slave select deasserted	0.5	—	—	$F_{SPI_REF_CLK}$ cycles
$F_{MSPICLK}$	SPI master mode device clock frequency	—	—	50.00	MHz
$F_{SPI_REF_CLK}$	SPI reference clock frequency	—	—	200.00	MHz

Notes:

- Test conditions: LVCMS33, slow slew rate, 8 mA drive strength, 15 pF loads.




Figure 11: SPI Master (CPHA = 0) Interface Timing Diagram




Figure 12: SPI Master (CPHA = 1) Interface Timing Diagram

Table 40: SPI Slave Mode Interface Switching Characteristics⁽¹⁾⁽²⁾

Symbol	Description	Min	Max	Units
T _{SSPIDCK}	Input setup time for SPI{0,1}_MOSI and SPI{0,1}_SS	1	–	F _{SPI_REF_CLK} cycles
T _{SSPICKD}	Input hold time for SPI{0,1}_MOSI and SPI{0,1}_SS	1	–	F _{SPI_REF_CLK} cycles
T _{SSPICKO}	Output delay for SPI{0,1}_MISO	0	2.6	F _{SPI_REF_CLK} cycles
T _{SSPISSCLK}	Slave select asserted to first active clock edge	1	–	F _{SPI_REF_CLK} cycles
T _{SSPICKLSS}	Last active clock edge to slave select deasserted	1	–	F _{SPI_REF_CLK} cycles
F _{SPICLK}	SPI slave mode device clock frequency	–	25	MHz
F _{SPI_REF_CLK}	SPI reference clock frequency	–	200	MHz

Notes:

- Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.
- All timing values assume an ideal external input clock. Actual design system timing budgets should account for additional external clock jitter.




Figure 13: SPI Slave (CPHA = 0) Interface Timing Diagram




Figure 14: SPI Slave (CPHA = 1) Interface Timing Diagram

CAN Interfaces

Table 41: CAN Interface Switching Characteristics⁽¹⁾

Symbol	Description	Min	Max	Units
$T_{PWCANRX}$	Minimum receive pulse width	1	–	μs
$T_{PWCANTX}$	Minimum transmit pulse width	1	–	μs
$F_{CAN_REF_CLK}$	Internally sourced CAN reference clock frequency	–	100	MHz
	Externally sourced CAN reference clock frequency	–	40	MHz

Notes:

- Test conditions: LVCMS33, slow slew rate, 8 mA drive strength, 15 pF loads.


PJTAG Interfaces

Table 42: PJTAG Interface⁽¹⁾⁽²⁾

Symbol	Description	Min	Max	Units
$T_{PJTAGDCK}$	PJTAG input setup time	2.4	–	ns
$T_{PJTAGCKD}$	PJTAG input hold time	2.0	–	ns
$T_{PJTAGCKO}$	PJTAG clock to out delay	–	12.5	ns
$T_{PJTAGCLK}$	PJTAG clock frequency	–	20	MHz

Notes:

- Test conditions: LVCMS33, slow slew rate, 8 mA drive strength, 15 pF loads.
- All timing values assume an ideal external input clock. Actual design system timing budgets should account for additional external clock jitter.



DS191_14_022013

Figure 15: PJTAG Interface Timing Diagram

UART Interfaces

Table 43: UART Interface Switching Characteristics⁽¹⁾

Symbol	Description	Min	Max	Units
$BAUD_{TXMAX}$	Maximum transmit baud rate	–	1	Mb/s
$BAUD_{RXMAX}$	Maximum receive baud rate	–	1	Mb/s
$F_{UART_REF_CLK}$	UART reference clock frequency	–	100	MHz

Notes:

- Test conditions: LVCMS33, slow slew rate, 8 mA drive strength, 15 pF loads.

PL Switching Characteristics

IOB Pad Input/Output/3-State

Table 52 (3.3V high-range IOB (HR)) and **Table 53** (1.8V high-performance IOB (HP)) summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

- T_{IOP} is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.
- T_{IOP} is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- T_{IOTP} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer. In HP I/O banks, the internal DCI termination turn-on time is always faster than T_{IOTP} when the DCITERMDISABLE pin is used. In HR I/O banks, the IN_TERM termination turn-on time is always faster than T_{IOTP} when the INTERMDISABLE pin is used.

Table 52: 3.3V IOB High Range (HR) Switching Characteristics

I/O Standard	T_{IOP}			T_{IOP}			T_{IOTP}			Units	
	Speed Grade			Speed Grade			Speed Grade				
	-3	-2	-1	-3	-2	-1	-3	-2	-1		
LVTTL_S4	1.31	1.42	1.64	3.77	3.90	4.00	4.53	4.76	4.99	ns	
LVTTL_S8	1.31	1.42	1.64	3.50	3.64	3.73	4.26	4.50	4.72	ns	
LVTTL_S12	1.31	1.42	1.64	3.49	3.62	3.72	4.25	4.48	4.71	ns	
LVTTL_S16	1.31	1.42	1.64	3.03	3.17	3.26	3.79	4.03	4.25	ns	
LVTTL_S24	1.31	1.42	1.64	3.25	3.39	3.48	4.01	4.25	4.47	ns	
LVTTL_F4	1.31	1.42	1.64	3.22	3.36	3.45	3.98	4.22	4.44	ns	
LVTTL_F8	1.31	1.42	1.64	2.71	2.84	2.93	3.47	3.70	3.92	ns	
LVTTL_F12	1.31	1.42	1.64	2.69	2.82	2.92	3.45	3.68	3.91	ns	
LVTTL_F16	1.31	1.42	1.64	2.57	2.85	3.15	3.33	3.71	4.14	ns	
LVTTL_F24	1.31	1.42	1.64	2.41	2.64	2.89	3.17	3.50	3.88	ns	
LVDS_25 ⁽¹⁾	0.64	0.68	0.80	1.36	1.47	1.55	2.12	2.33	2.54	ns	
MINI_LVDS_25	0.68	0.70	0.79	1.36	1.47	1.55	2.12	2.33	2.54	ns	
BLVDS_25 ⁽¹⁾	0.65	0.69	0.80	1.83	2.02	2.20	2.59	2.88	3.19	ns	
RSDS_25 ⁽¹⁾	0.63	0.68	0.79	1.36	1.48	1.55	2.12	2.34	2.54	ns	
PPDS_25 ⁽¹⁾	0.65	0.69	0.80	1.36	1.49	1.58	2.12	2.35	2.57	ns	
TMDS_33 ⁽¹⁾	0.72	0.76	0.86	1.43	1.54	1.60	2.19	2.40	2.59	ns	
PCI33_3 ⁽¹⁾	1.28	1.41	1.65	2.71	3.08	3.52	3.47	3.94	4.51	ns	
HSUL_12	0.63	0.64	0.71	1.77	1.90	2.00	2.53	2.76	2.99	ns	
DIFF_HSUL_12	0.58	0.61	0.70	1.55	1.68	1.78	2.31	2.54	2.77	ns	
HSTL_I_S	0.61	0.64	0.73	1.55	1.69	1.80	2.31	2.55	2.79	ns	
HSTL_II_S	0.61	0.64	0.73	1.21	1.34	1.43	1.97	2.20	2.42	ns	
HSTL_I_18_S	0.64	0.67	0.76	1.28	1.39	1.45	2.04	2.25	2.44	ns	
HSTL_II_18_S	0.64	0.67	0.76	1.18	1.31	1.40	1.94	2.17	2.39	ns	
DIFF_HSTL_I_S	0.63	0.67	0.77	1.42	1.54	1.61	2.18	2.40	2.60	ns	
DIFF_HSTL_II_S	0.63	0.67	0.77	1.15	1.24	1.27	1.91	2.10	2.26	ns	
DIFF_HSTL_I_18_S	0.65	0.69	0.78	1.27	1.38	1.43	2.03	2.24	2.42	ns	

Table 52: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

I/O Standard	T _{IOPI}			T _{IOOP}			T _{IOTP}			Units	
	Speed Grade			Speed Grade			Speed Grade				
	-3	-2	-1	-3	-2	-1	-3	-2	-1		
DIFF_HSTL_II_18_S	0.65	0.69	0.78	1.14	1.23	1.26	1.90	2.09	2.25	ns	
HSTL_I_F	0.61	0.64	0.73	1.10	1.19	1.23	1.86	2.05	2.22	ns	
HSTL_II_F	0.61	0.64	0.73	1.05	1.18	1.28	1.81	2.04	2.27	ns	
HSTL_I_18_F	0.64	0.67	0.76	1.05	1.18	1.28	1.81	2.04	2.27	ns	
HSTL_II_18_F	0.64	0.67	0.76	1.03	1.14	1.23	1.79	2.00	2.22	ns	
DIFF_HSTL_I_F	0.63	0.67	0.77	1.09	1.18	1.22	1.85	2.04	2.21	ns	
DIFF_HSTL_II_F	0.63	0.67	0.77	1.02	1.11	1.14	1.78	1.97	2.13	ns	
DIFF_HSTL_I_18_F	0.65	0.69	0.78	1.08	1.17	1.21	1.84	2.03	2.20	ns	
DIFF_HSTL_II_18_F	0.65	0.69	0.78	1.01	1.10	1.13	1.77	1.96	2.12	ns	
LVCMOS33_S4	1.31	1.40	1.60	3.77	3.90	4.00	4.53	4.76	4.99	ns	
LVCMOS33_S8	1.31	1.40	1.60	3.49	3.62	3.72	4.25	4.48	4.71	ns	
LVCMOS33_S12	1.31	1.40	1.60	3.05	3.18	3.28	3.81	4.04	4.27	ns	
LVCMOS33_S16	1.31	1.40	1.60	3.06	3.43	3.88	3.82	4.29	4.87	ns	
LVCMOS33_F4	1.31	1.40	1.60	3.22	3.36	3.45	3.98	4.22	4.44	ns	
LVCMOS33_F8	1.31	1.40	1.60	2.71	2.84	2.93	3.47	3.70	3.92	ns	
LVCMOS33_F12	1.31	1.40	1.60	2.57	2.85	3.15	3.33	3.71	4.14	ns	
LVCMOS33_F16	1.31	1.40	1.60	2.44	2.69	2.96	3.20	3.55	3.95	ns	
LVCMOS25_S4	1.08	1.16	1.32	3.08	3.22	3.31	3.84	4.08	4.30	ns	
LVCMOS25_S8	1.08	1.16	1.32	2.85	2.98	3.07	3.61	3.84	4.06	ns	
LVCMOS25_S12	1.08	1.16	1.32	2.44	2.57	2.67	3.20	3.43	3.66	ns	
LVCMOS25_S16	1.08	1.16	1.32	2.79	2.92	3.01	3.55	3.78	4.00	ns	
LVCMOS25_F4	1.08	1.16	1.32	2.71	2.84	2.93	3.47	3.70	3.92	ns	
LVCMOS25_F8	1.08	1.16	1.32	2.14	2.28	2.37	2.90	3.14	3.36	ns	
LVCMOS25_F12	1.08	1.16	1.32	2.15	2.29	2.52	2.91	3.15	3.51	ns	
LVCMOS25_F16	1.08	1.16	1.32	1.92	2.17	2.45	2.68	3.03	3.44	ns	
LVCMOS18_S4	0.64	0.66	0.74	1.55	1.68	1.78	2.31	2.54	2.77	ns	
LVCMOS18_S8	0.64	0.66	0.74	2.14	2.28	2.37	2.90	3.14	3.36	ns	
LVCMOS18_S12	0.64	0.66	0.74	2.14	2.28	2.37	2.90	3.14	3.36	ns	
LVCMOS18_S16	0.64	0.66	0.74	1.49	1.62	1.72	2.25	2.48	2.71	ns	
LVCMOS18_S24 ⁽¹⁾	0.64	0.66	0.74	1.74	1.92	2.08	2.50	2.78	3.07	ns	
LVCMOS18_F4	0.64	0.66	0.74	1.38	1.51	1.61	2.14	2.37	2.60	ns	
LVCMOS18_F8	0.64	0.66	0.74	1.64	1.78	1.87	2.40	2.64	2.86	ns	
LVCMOS18_F12	0.64	0.66	0.74	1.64	1.78	1.87	2.40	2.64	2.86	ns	
LVCMOS18_F16	0.64	0.66	0.74	1.52	1.68	1.81	2.28	2.54	2.80	ns	
LVCMOS18_F24 ⁽¹⁾	0.64	0.66	0.74	1.34	1.46	1.55	2.10	2.32	2.54	ns	
LVCMOS15_S4	0.66	0.69	0.81	1.86	2.00	2.09	2.62	2.86	3.08	ns	
LVCMOS15_S8	0.66	0.69	0.81	2.05	2.18	2.28	2.81	3.04	3.27	ns	
LVCMOS15_S12	0.66	0.69	0.81	1.83	2.03	2.23	2.59	2.89	3.22	ns	

Table 53: 1.8V IOB High Performance (HP) Switching Characteristics

I/O Standard	T _{IOP1}			T _{IOOP}			T _{IOTP}			Units	
	Speed Grade			Speed Grade			Speed Grade				
	-3	-2	-1	-3	-2	-1	-3	-2	-1		
LVDS	0.75	0.79	0.92	1.05	1.17	1.24	1.68	1.92	2.06	ns	
HSUL_12	0.69	0.72	0.82	1.65	1.84	2.05	2.29	2.59	2.87	ns	
DIFF_HSUL_12	0.69	0.72	0.82	1.65	1.84	2.05	2.29	2.59	2.87	ns	
HSTL_I_S	0.68	0.72	0.82	1.15	1.28	1.38	1.79	2.03	2.20	ns	
HSTL_II_S	0.68	0.72	0.82	1.05	1.17	1.26	1.69	1.93	2.08	ns	
HSTL_I_18_S	0.70	0.72	0.82	1.12	1.24	1.34	1.75	2.00	2.16	ns	
HSTL_II_18_S	0.70	0.72	0.82	1.06	1.18	1.26	1.70	1.94	2.08	ns	
HSTL_I_12_S	0.68	0.72	0.82	1.14	1.27	1.37	1.78	2.02	2.20	ns	
HSTL_I_DCI_S	0.68	0.72	0.82	1.11	1.23	1.33	1.74	1.99	2.15	ns	
HSTL_II_DCI_S	0.68	0.72	0.82	1.05	1.17	1.26	1.69	1.93	2.08	ns	
HSTL_II_T_DCI_S	0.70	0.72	0.82	1.15	1.28	1.38	1.78	2.03	2.20	ns	
HSTL_I_DCI_18_S	0.70	0.72	0.82	1.11	1.23	1.33	1.74	1.99	2.15	ns	
HSTL_II_DCI_18_S	0.70	0.72	0.82	1.05	1.16	1.24	1.69	1.92	2.06	ns	
HSTL_II_T_DCI_18_S	0.70	0.72	0.82	1.11	1.23	1.33	1.74	1.99	2.15	ns	
DIFF_HSTL_I_S	0.75	0.79	0.92	1.15	1.28	1.38	1.79	2.03	2.20	ns	
DIFF_HSTL_II_S	0.75	0.79	0.92	1.05	1.17	1.26	1.69	1.93	2.08	ns	
DIFF_HSTL_I_DCI_S	0.75	0.79	0.92	1.15	1.28	1.38	1.78	2.03	2.20	ns	
DIFF_HSTL_II_DCI_S	0.75	0.79	0.92	1.05	1.17	1.26	1.69	1.93	2.08	ns	
DIFF_HSTL_I_18_S	0.75	0.79	0.92	1.12	1.24	1.34	1.75	2.00	2.16	ns	
DIFF_HSTL_II_18_S	0.75	0.79	0.92	1.06	1.18	1.26	1.70	1.94	2.08	ns	
DIFF_HSTL_I_DCI_18_S	0.75	0.79	0.92	1.11	1.23	1.33	1.74	1.99	2.15	ns	
DIFF_HSTL_II_DCI_18_S	0.75	0.79	0.92	1.05	1.16	1.24	1.69	1.92	2.06	ns	
DIFF_HSTL_II_T_DCI_18_S	0.75	0.79	0.92	1.11	1.23	1.33	1.74	1.99	2.15	ns	
HSTL_I_F	0.68	0.72	0.82	1.02	1.14	1.22	1.66	1.90	2.04	ns	
HSTL_II_F	0.68	0.72	0.82	0.97	1.08	1.15	1.61	1.84	1.97	ns	
HSTL_I_18_F	0.70	0.72	0.82	1.04	1.16	1.24	1.68	1.91	2.06	ns	
HSTL_II_18_F	0.70	0.72	0.82	0.98	1.09	1.16	1.62	1.85	1.98	ns	
HSTL_I_12_F	0.68	0.72	0.82	1.02	1.13	1.21	1.65	1.88	2.03	ns	
HSTL_I_DCI_F	0.68	0.72	0.82	1.04	1.16	1.24	1.67	1.91	2.06	ns	
HSTL_II_DCI_F	0.68	0.72	0.82	0.97	1.08	1.15	1.61	1.84	1.97	ns	
HSTL_II_T_DCI_F	0.70	0.72	0.82	1.02	1.14	1.22	1.66	1.90	2.04	ns	
HSTL_I_DCI_18_F	0.70	0.72	0.82	1.04	1.16	1.24	1.67	1.91	2.06	ns	
HSTL_II_DCI_18_F	0.70	0.72	0.82	0.98	1.09	1.16	1.61	1.85	1.98	ns	
HSTL_II_T_DCI_18_F	0.70	0.72	0.82	1.04	1.16	1.24	1.67	1.91	2.06	ns	
DIFF_HSTL_I_F	0.75	0.79	0.92	1.02	1.14	1.22	1.66	1.90	2.04	ns	
DIFF_HSTL_II_F	0.75	0.79	0.92	0.97	1.08	1.15	1.61	1.84	1.97	ns	
DIFF_HSTL_I_DCI_F	0.75	0.79	0.92	1.02	1.14	1.22	1.66	1.90	2.04	ns	
DIFF_HSTL_II_DCI_F	0.75	0.79	0.92	0.97	1.08	1.15	1.61	1.84	1.97	ns	

Table 53: 1.8V IOB High Performance (HP) Switching Characteristics (Cont'd)

I/O Standard	T _{IOPI}			T _{IOOP}			T _{IOTP}			Units	
	Speed Grade			Speed Grade			Speed Grade				
	-3	-2	-1	-3	-2	-1	-3	-2	-1		
DIFF_HSTL_I_18_F	0.75	0.79	0.92	1.04	1.16	1.24	1.68	1.91	2.06	ns	
DIFF_HSTL_II_18_F	0.75	0.79	0.92	0.98	1.09	1.16	1.62	1.85	1.98	ns	
DIFF_HSTL_I_DCI_18_F	0.75	0.79	0.92	1.04	1.16	1.24	1.67	1.91	2.06	ns	
DIFF_HSTL_II_DCI_18_F	0.75	0.79	0.92	0.98	1.09	1.16	1.61	1.85	1.98	ns	
DIFF_HSTL_II_T_DCI_18_F	0.75	0.79	0.92	1.04	1.16	1.24	1.67	1.91	2.06	ns	
LVCMOS18_S2	0.47	0.50	0.60	3.95	4.28	4.85	4.59	5.04	5.67	ns	
LVCMOS18_S4	0.47	0.50	0.60	2.67	2.98	3.43	3.31	3.73	4.26	ns	
LVCMOS18_S6	0.47	0.50	0.60	2.14	2.38	2.72	2.77	3.14	3.54	ns	
LVCMOS18_S8	0.47	0.50	0.60	1.98	2.21	2.52	2.61	2.97	3.35	ns	
LVCMOS18_S12	0.47	0.50	0.60	1.70	1.91	2.17	2.34	2.67	2.99	ns	
LVCMOS18_S16	0.47	0.50	0.60	1.57	1.75	1.97	2.20	2.51	2.79	ns	
LVCMOS18_F2	0.47	0.50	0.60	3.50	3.87	4.48	4.14	4.63	5.30	ns	
LVCMOS18_F4	0.47	0.50	0.60	2.23	2.50	2.87	2.87	3.25	3.69	ns	
LVCMOS18_F6	0.47	0.50	0.60	1.80	2.00	2.26	2.43	2.76	3.08	ns	
LVCMOS18_F8	0.47	0.50	0.60	1.46	1.72	2.04	2.10	2.47	2.86	ns	
LVCMOS18_F12	0.47	0.50	0.60	1.26	1.40	1.53	1.89	2.16	2.35	ns	
LVCMOS18_F16	0.47	0.50	0.60	1.19	1.33	1.44	1.83	2.08	2.26	ns	
LVCMOS15_S2	0.59	0.62	0.73	3.55	3.89	4.45	4.19	4.65	5.27	ns	
LVCMOS15_S4	0.59	0.62	0.73	2.45	2.70	3.06	3.08	3.45	3.89	ns	
LVCMOS15_S6	0.59	0.62	0.73	2.24	2.51	2.88	2.88	3.26	3.71	ns	
LVCMOS15_S8	0.59	0.62	0.73	1.91	2.16	2.49	2.55	2.91	3.31	ns	
LVCMOS15_S12	0.59	0.62	0.73	1.77	1.98	2.23	2.41	2.73	3.05	ns	
LVCMOS15_S16	0.59	0.62	0.73	1.62	1.81	2.02	2.26	2.56	2.84	ns	
LVCMOS15_F2	0.59	0.62	0.73	3.38	3.69	4.18	4.02	4.44	5.00	ns	
LVCMOS15_F4	0.59	0.62	0.73	2.04	2.21	2.44	2.68	2.97	3.26	ns	
LVCMOS15_F6	0.59	0.62	0.73	1.47	1.74	2.09	2.10	2.50	2.91	ns	
LVCMOS15_F8	0.59	0.62	0.73	1.31	1.46	1.61	1.95	2.22	2.43	ns	
LVCMOS15_F12	0.59	0.62	0.73	1.21	1.34	1.45	1.84	2.10	2.27	ns	
LVCMOS15_F16	0.59	0.62	0.73	1.18	1.31	1.41	1.82	2.07	2.23	ns	
LVCMOS12_S2	0.64	0.67	0.78	3.38	3.80	4.48	4.02	4.55	5.30	ns	
LVCMOS12_S4	0.64	0.67	0.78	2.62	2.94	3.43	3.26	3.70	4.25	ns	
LVCMOS12_S6	0.64	0.67	0.78	2.05	2.33	2.72	2.69	3.08	3.54	ns	
LVCMOS12_S8	0.64	0.67	0.78	1.94	2.18	2.51	2.58	2.94	3.33	ns	
LVCMOS12_F2	0.64	0.67	0.78	2.84	3.15	3.62	3.48	3.90	4.44	ns	
LVCMOS12_F4	0.64	0.67	0.78	1.97	2.18	2.44	2.61	2.93	3.26	ns	
LVCMOS12_F6	0.64	0.67	0.78	1.33	1.51	1.70	1.96	2.26	2.52	ns	
LVCMOS12_F8	0.64	0.67	0.78	1.27	1.42	1.55	1.91	2.18	2.37	ns	
LVDCI_18	0.47	0.50	0.60	1.99	2.15	2.35	2.62	2.91	3.17	ns	

Table 60: IO_FIFO Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2	-1	
IO_FIFO Clock to Out Delays					
T _{OFFCKO_DO}	RDCLK to Q outputs	0.51	0.56	0.63	ns
T _{CKO_FLAGS}	Clock to IO_FIFO flags	0.59	0.62	0.81	ns
Setup/Hold					
T _{CCK_D/T_{CKC_D}}	D inputs to WRCLK	0.43/-0.01	0.47/-0.01	0.53/-0.01	ns
T _{IFFCCK_WREN/T_{IFFCKC_WREN}}	WREN to WRCLK	0.39/-0.01	0.43/-0.01	0.50/-0.01	ns
T _{OFFCCK_RDEN/T_{OFFCKC_RDEN}}	RDEN to RDCLK	0.49/0.01	0.53/0.02	0.61/0.02	ns
Minimum Pulse Width					
T _{PWH_IO_FIFO}	RESET, RDCLK, WRCLK	0.81	0.92	1.08	ns
T _{PWL_IO_FIFO}	RESET, RDCLK, WRCLK	0.81	0.92	1.08	ns
Maximum Frequency					
F _{MAX}	RDCLK and WRCLK	533.05	470.37	400.00	MHz

Table 65: DSP48E1 Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade			Units
		-3	-2	-1	
Clock to Outs from Input Register Clock to Cascading Output Pins					
T _{DSPCKO_(ACOUT; BCOUT)_(AREG; BREG)}	CLK (ACOUT, BCOUT) to {A,B} register output	0.55	0.62	0.74	ns
T _{DSPCKO_CARRYCASCOU_(AREG, BREG)_MULT}	CLK (AREG, BREG) to CARRYCASCOU output using multiplier	3.55	4.06	4.84	ns
T _{DSPCKO_CARRYCASCOU_BREG}	CLK BREG to CARRYCASCOU output not using multiplier	1.60	1.82	2.16	ns
T _{DSPCKO_CARRYCASCOU_DREG_MULT}	CLK DREG to CARRYCASCOU output using multiplier	3.52	4.03	4.79	ns
T _{DSPCKO_CARRYCASCOU_CREG}	CLK CREG to CARRYCASCOU output	1.64	1.88	2.23	ns
Maximum Frequency					
F _{MAX}	With all registers used	741.84	650.20	547.95	MHz
F _{MAX_PATDET}	With pattern detector	627.35	549.75	463.61	MHz
F _{MAX_MULT_NOMREG}	Two register multiply without MREG	412.20	360.75	303.77	MHz
F _{MAX_MULT_NOMREG_PATDET}	Two register multiply without MREG with pattern detect	374.25	327.65	276.01	MHz
F _{MAX_PREADD_MULT_NOADREG}	Without ADREG	468.82	408.66	342.70	MHz
F _{MAX_PREADD_MULT_NOADREG_PATDET}	Without ADREG with pattern detect	468.82	408.66	342.70	MHz
F _{MAX_NOPIPELINEREG}	Without pipeline registers (MREG, ADREG)	306.84	267.81	225.02	MHz
F _{MAX_NOPIPELINEREG_PATDET}	Without pipeline registers (MREG, ADREG) with pattern detect	285.23	249.13	209.38	MHz

Table 70: Duty-Cycle Distortion and Clock-Tree Skew

Symbol	Description	Device	Speed Grade			Units
			-3	-2	-1	
T _{DCD_CLK}	Global clock tree duty-cycle distortion ⁽¹⁾	All	0.20	0.20	0.20	ns
T _{CKSKEW}	Global clock tree skew ⁽²⁾	XC7Z030	0.29	0.36	0.37	ns
		XC7Z045	0.43	0.54	0.57	ns
		XC7Z100				ns
T _{DCD_BUFIN}	I/O clock tree duty-cycle distortion	All	0.12	0.12	0.12	ns
T _{BUFIOSKEW}	I/O clock tree skew across one clock region	All	0.02	0.02	0.02	ns
T _{DCD_BUFR}	Regional clock tree duty-cycle distortion	All	0.15	0.15	0.15	ns

Notes:

- These parameters represent the worst-case duty-cycle distortion observable at the pins of the device using LVDS output buffers. For cases where other I/O standards are used, IBIS can be used to calculate any additional duty-cycle distortion that might be caused by asymmetrical rise/fall times.
- The T_{CKSKEW} value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx Timing Analyzer tools to evaluate application specific clock skew.

MMCM Switching Characteristics

Table 71: MMCM Specification

Symbol	Description	Speed Grade			Units
		-3	-2	-1	
MMCM_F _{INMAX}	Maximum input clock frequency	1066.00	933.00	800.00	MHz
MMCM_F _{INMIN}	Minimum input clock frequency	10.00	10.00	10.00	MHz
MMCM_F _{INJITTER}	Maximum input clock period jitter	< 20% of clock input period or 1 ns Max			
MMCM_F _{INDUTY}	Allowable input duty cycle: 10—49 MHz	25.00	25.00	25.00	%
	Allowable input duty cycle: 50—199 MHz	30.00	30.00	30.00	%
	Allowable input duty cycle: 200—399 MHz	35.00	35.00	35.00	%
	Allowable input duty cycle: 400—499 MHz	40.00	40.00	40.00	%
	Allowable input duty cycle: >500 MHz	45.00	45.00	45.00	%
MMCM_F _{MIN_PSCLK}	Minimum dynamic phase-shift clock frequency	0.01	0.01	0.01	MHz
MMCM_F _{MAX_PSCLK}	Maximum dynamic phase-shift clock frequency	550.00	500.00	450.00	MHz
MMCM_F _{VCOMIN}	Minimum MMCM VCO frequency	600.00	600.00	600.00	MHz
MMCM_F _{VCOMAX}	Maximum MMCM VCO frequency	1600.00	1440.00	1200.00	MHz
MMCM_F _{BANDWIDTH}	Low MMCM bandwidth at typical ⁽¹⁾	1.00	1.00	1.00	MHz
	High MMCM bandwidth at typical ⁽¹⁾	4.00	4.00	4.00	MHz
MMCM_T _{STATPHAOFFSET}	Static phase offset of the MMCM outputs ⁽²⁾	0.12	0.12	0.12	ns
MMCM_T _{OUTJITTER}	MMCM output jitter ⁽³⁾	Note 1			
MMCM_T _{OUTDUTY}	MMCM output clock duty-cycle precision ⁽⁴⁾	0.20	0.20	0.20	ns
MMCM_T _{LOCKMAX}	MMCM maximum lock time	100.00	100.00	100.00	μs
MMCM_F _{OUTMAX}	MMCM maximum output frequency	1066.00	933.00	800.00	MHz
MMCM_F _{OUTMIN}	MMCM minimum output frequency ⁽⁵⁾⁽⁶⁾	4.69	4.69	4.69	MHz
MMCM_T _{EXTFDVAR}	External clock feedback variation	< 20% of clock input period or 1 ns Max			
MMCM_RST _{MINPULSE}	Minimum reset pulse width	5.00	5.00	5.00	ns
MMCM_F _{PFDMAX}	Maximum frequency at the phase frequency detector	550.00	500.00	450.00	MHz

Device Pin-to-Pin Output Parameter Guidelines

Table 73: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Near Clock Region)

Symbol	Description	Device	Speed Grade			Units
			-3	-2	-1	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flops, Fast Slew Rate, <i>without</i> MMCM/PLL.						
TICKOF	Clock-capable clock input and OUTFF <i>without</i> MMCM/PLL (near clock region)	XC7Z030	5.32	5.85	6.55	ns
		XC7Z045	5.27	5.78	6.48	ns
		XC7Z100				ns

Notes:

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Table 74: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Far Clock Region)

Symbol	Description	Device	Speed Grade			Units
			-3	-2	-1	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flops, Fast Slew Rate, <i>without</i> MMCM/PLL.						
TICKOFFAR	Clock-capable clock input and OUTFF <i>without</i> MMCM/PLL (far clock region)	XC7Z030	5.32	5.85	6.55	ns
		XC7Z045	5.88	6.46	7.23	ns
		XC7Z100				ns

Notes:

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Table 75: Clock-Capable Clock Input to Output Delay With MMCM

Symbol	Description	Device	Speed Grade			Units
			-3	-2	-1	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flops, Fast Slew Rate, <i>with</i> MMCM.						
TICKOFMMCMCC	Clock-capable clock input and OUTFF <i>with</i> MMCM	XC7Z030	0.92	0.92	0.92	ns
		XC7Z045	0.97	0.97	0.97	ns
		XC7Z100				ns

Notes:

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

Table 76: Clock-Capable Clock Input to Output Delay With PLL

Symbol	Description	Device	Speed Grade			Units
			-3	-2	-1	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flops, Fast Slew Rate, <i>with</i> PLL.						
TICKOFPLLCC	Clock-capable clock input and OUTFF <i>with</i> PLL	XC7Z030	0.81	0.81	0.81	ns
		XC7Z045	0.86	0.86	0.86	ns
		XC7Z100				ns

Notes:

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is already included in the timing calculation.

Table 88: GTX Transceiver Reference Clock Switching Characteristics

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
F_{GCLK}	Reference clock frequency range	-3 speed grade	60	—	700	MHz
		All other speed grades	60	—	670	MHz
T_{RCLK}	Reference clock rise time	20% – 80%	—	200	—	ps
T_{FCLK}	Reference clock fall time	80% – 20%	—	200	—	ps
T_{DCREF}	Reference clock duty cycle	Transceiver PLL only	40	50	60	%




Figure 19: Reference Clock Timing Parameters

Table 89: GTX Transceiver PLL/Lock Time Adaptation

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
T_{LOCK}	Initial PLL lock		—	—	1	ms
T_{DLOCK}	Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE).	After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input.	—	50,000	37×10^6	UI
	Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled.		—	50,000	2.3×10^6	UI

Table 90: GTX Transceiver User Clock Switching Characteristics⁽¹⁾⁽²⁾

Symbol	Description	Conditions	Speed Grade ⁽³⁾⁽⁴⁾			Units
			-3	-2	-1	
F _{TXOUT}	TXOUTCLK maximum frequency		412.54	412.54	312.50	MHz
F _{RXOUT}	RXOUTCLK maximum frequency		412.54	412.54	312.50	MHz
F _{TXIN}	TXUSRCLK maximum frequency	16-bit data path	412.54	412.54	312.50	MHz
		32-bit data path	391.08	322.37	250.00	MHz
F _{RXIN}	RXUSRCLK maximum frequency	16-bit data path	412.54	412.54	312.50	MHz
		32-bit data path	391.08	322.37	250.00	MHz
F _{TXIN2}	TXUSRCLK2 maximum frequency	16-bit data path	412.54	412.54	312.50	MHz
		32-bit data path	391.08	322.37	250.00	MHz
		64-bit data path	195.54	161.19	125.00	MHz
F _{RXIN2}	RXUSRCLK2 maximum frequency	16-bit data path	412.54	412.54	312.50	MHz
		32-bit data path	391.08	322.37	250.00	MHz
		64-bit data path	195.54	161.19	125.00	MHz

Notes:

1. Clocking must be implemented as described in [UG476: 7 Series FPGAs GTX/GTH Transceivers User Guide](#).
2. These frequencies are not supported for all possible transceiver configurations.
3. For speed grades -3 and -2, a 16-bit data path can only be used for speeds less than 6.6 Gb/s.
4. For speed grade -1, a 16-bit data path can only be used for speeds less than 5.0 Gb/s.

Table 91: GTX Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F _{GTXTX}	Serial data rate range		0.500	–	F _{GTXMAX}	Gb/s
T _{RTX}	TX rise time	20%–80%	–	40	–	ps
T _{FTX}	TX fall time	80%–20%	–	40	–	ps
T _{LLSKEW}	TX lane-to-lane skew ⁽¹⁾		–	–	500	ps
V _{TXOOBVDP}	Electrical idle amplitude		–	–	15	mV
T _{TXOOBTRANSITION}	Electrical idle transition time		–	–	140	ns
TJ _{12.5}	Total jitter ⁽²⁾⁽⁴⁾	12.5 Gb/s	–	–	0.28	UI
DJ _{12.5}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
TJ _{11.18}	Total jitter ⁽²⁾⁽⁴⁾	11.18 Gb/s	–	–	0.28	UI
DJ _{11.18}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
TJ _{10.3125}	Total jitter ⁽²⁾⁽⁴⁾	10.3125 Gb/s	–	–	0.28	UI
DJ _{10.3125}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
TJ _{9.953}	Total jitter ⁽²⁾⁽⁴⁾	9.953 Gb/s	–	–	0.28	UI
DJ _{9.953}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
TJ _{9.8}	Total jitter ⁽²⁾⁽⁴⁾	9.8 Gb/s	–	–	0.28	UI
DJ _{9.8}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
TJ _{8.0}	Total jitter ⁽²⁾⁽⁴⁾	8.0 Gb/s	–	–	0.33	UI
DJ _{8.0}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
TJ _{6.6_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	6.6 Gb/s	–	–	0.28	UI
DJ _{6.6_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI

Table 91: GTX Transceiver Transmitter Switching Characteristics (Cont'd)

Symbol	Description	Condition	Min	Typ	Max	Units
TJ _{6.6_CPLL}	Total jitter ⁽³⁾⁽⁴⁾	6.6 Gb/s	—	—	0.30	UI
DJ _{6.6_CPLL}	Deterministic jitter ⁽³⁾⁽⁴⁾		—	—	0.15	UI
TJ _{5.0}	Total jitter ⁽³⁾⁽⁴⁾	5.0 Gb/s	—	—	0.33	UI
DJ _{5.0}	Deterministic jitter ⁽³⁾⁽⁴⁾		—	—	0.15	UI
TJ _{4.25}	Total jitter ⁽³⁾⁽⁴⁾	4.25 Gb/s	—	—	0.33	UI
DJ _{4.25}	Deterministic jitter ⁽³⁾⁽⁴⁾		—	—	0.14	UI
TJ _{3.75}	Total jitter ⁽³⁾⁽⁴⁾	3.75 Gb/s	—	—	0.34	UI
DJ _{3.75}	Deterministic jitter ⁽³⁾⁽⁴⁾		—	—	0.16	UI
TJ _{3.2}	Total jitter ⁽³⁾⁽⁴⁾	3.20 Gb/s ⁽⁵⁾	—	—	0.2	UI
DJ _{3.2}	Deterministic jitter ⁽³⁾⁽⁴⁾		—	—	0.1	UI
TJ _{3.2L}	Total jitter ⁽³⁾⁽⁴⁾	3.20 Gb/s ⁽⁶⁾	—	—	0.35	UI
DJ _{3.2L}	Deterministic jitter ⁽³⁾⁽⁴⁾		—	—	0.16	UI
TJ _{2.5}	Total jitter ⁽³⁾⁽⁴⁾	2.5 Gb/s ⁽⁷⁾	—	—	0.20	UI
DJ _{2.5}	Deterministic jitter ⁽³⁾⁽⁴⁾		—	—	0.08	UI
TJ _{1.25}	Total jitter ⁽³⁾⁽⁴⁾	1.25 Gb/s ⁽⁸⁾	—	—	0.15	UI
DJ _{1.25}	Deterministic jitter ⁽³⁾⁽⁴⁾		—	—	0.06	UI
TJ ₅₀₀	Total jitter ⁽³⁾⁽⁴⁾	500 Mb/s	—	—	0.1	UI
DJ ₅₀₀	Deterministic jitter ⁽³⁾⁽⁴⁾		—	—	0.03	UI

Notes:

1. Using same REFCLK input with TX phase alignment enabled for up to 12 consecutive transmitters (three fully populated GTX Quads).
2. Using QPLL_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
3. Using CPLL_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
4. All jitter values are based on a bit-error ratio of 1e⁻¹².
5. CPLL frequency at 3.2 GHz and TXOUT_DIV = 2.
6. CPLL frequency at 1.6 GHz and TXOUT_DIV = 1.
7. CPLL frequency at 2.5 GHz and TXOUT_DIV = 2.
8. CPLL frequency at 2.5 GHz and TXOUT_DIV = 4.

Table 96: CEI-6G and CEI-11G Protocol Characteristics

Description	Line Rate (Mb/s)	Interface	Min	Max	Units
CEI-6G Transmitter Jitter Generation					
Total transmitter jitter ⁽¹⁾	4976–6375	CEI-6G-SR	–	0.3	UI
		CEI-6G-LR	–	0.3	UI
CEI-6G Receiver High Frequency Jitter Tolerance					
Total receiver jitter tolerance ⁽¹⁾	4976–6375	CEI-6G-SR	0.6	–	UI
		CEI-6G-LR	0.95	–	UI
CEI-11G Transmitter Jitter Generation					
Total transmitter jitter ⁽²⁾	9950–11100	CEI-11G-SR	–	0.3	UI
		CEI-11G-LR/MR	–	0.3	UI
CEI-11G Receiver High Frequency Jitter Tolerance					
Total receiver jitter tolerance ⁽²⁾	9950–11100	CEI-11G-SR	0.65	–	UI
		CEI-11G-MR	0.65	–	UI
		CEI-11G-LR	0.825	–	UI

Notes:

1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.
2. Tested at line rate of 9950 Mb/s using 155.46875 MHz reference clock and 11100 Mb/s using 173.4375 MHz reference clock.

Table 97: SFP+ Protocol Characteristics

Description	Line Rate (Mb/s)	Min	Max	Units
SFP+ Transmitter Jitter Generation				
Total transmitter jitter	9830.40 ⁽¹⁾	–	0.28	UI
	9953.00			
	10312.50			
	10518.75			
	11100.00			
SFP+ Receiver Frequency Jitter Tolerance				
Total receiver jitter tolerance	9830.40 ⁽¹⁾	0.7	–	UI
	9953.00			
	10312.50			
	10518.75			
	11100.00			

Notes:

1. Line rated used for CPRI over SFP+ applications.