



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - Microcontroller, Microprocessor, FPGA Modules](#)

Embedded - Microcontroller, Microprocessor, and FPGA Modules are fundamental components in modern electronic systems, offering a wide range of functionalities and capabilities. Microcontrollers are compact integrated circuits designed to execute specific control tasks within an embedded system. They typically include a processor, memory, and input/output peripherals on a single chip. Microprocessors, on the other hand, are more powerful processing units used in complex computing tasks, often requiring external memory and peripherals. FPGAs (Field Programmable Gate Arrays) are highly flexible devices that can be configured by the user to perform specific logic functions, making them invaluable in applications requiring customization and adaptability.

Applications of [Embedded - Microcontroller, Microprocessor, FPGA Modules](#)

Details

Product Status	Obsolete
Module/Board Type	MCU, FPGA
Core Processor	ARM® Cortex®-A9
Co-Processor	Zynq-7000 (Z-7045)
Speed	-
Flash Size	32MB
RAM Size	1GB
Connector Type	Samtec UFPS
Size / Dimension	2.05" x 2.99" (52mm x 76mm)
Operating Temperature	0°C ~ 70°C
Purchase URL	https://www.e-xfl.com/product-detail/trenz-electronic/te0745-02-45-1c

PS Power-On/Off Power Supply Requirements

The recommended power-on sequence is V_{CCPINT} , V_{CCPAUX} and V_{CCPLL} together, then the PS V_{CCO} supplies (V_{CCO_MIO0} , V_{CCO_MIO1} , and V_{CCO_DDR}) to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If V_{CCPAUX} , V_{CCPLL} and the PS V_{CCO} supplies (V_{CCO_MIO0} , V_{CCO_MIO1} , and V_{CCO_DDR}) have the same recommended voltage levels, then they can be powered by the same supply and ramped simultaneously. Xilinx recommends powering V_{CCPLL} with the same supply as V_{CCPAUX} , with an optional ferrite bead filter.

For V_{CCO_MIO0} and V_{CCO_MIO1} voltages of 3.3V:

- The voltage difference between V_{CCO_MIO0} / V_{CCO_MIO1} and V_{CCPAUX} must not exceed 2.625V for longer than $T_{VCCO2VCCAUX}$ for each power-on/off cycle to maintain device reliability levels.
- The $T_{VCCO2VCCAUX}$ time can be allocated in any percentage between the power-on and power-off ramps.

PS Power-on Reset

The PS provides the power on reset (PS_POR_B) input signal which must be held Low until all PS power supplies are stable and within operating limits. Additionally, PS_POR_B must be held Low until PS_CLK is stable for 2,000 clocks.

PL Power-On/Off Power Supply Sequencing

The recommended power-on sequence is V_{CCINT} , V_{CCBRAM} , V_{CCAUX} , V_{CCAUX_IO} , and V_{CCO} to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If V_{CCINT} and V_{CCBRAM} have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously. If V_{CCAUX} , V_{CCAUX_IO} , and V_{CCO} have the same recommended voltage levels then they can be powered by the same supply and ramped simultaneously.

For V_{CCO} voltages of 3.3V in HR I/O banks and configuration bank 0:

- The voltage difference between V_{CCO} and V_{CCAUX} must not exceed 2.625V for longer than $T_{VCCO2VCCAUX}$ for each power-on/off cycle to maintain device reliability levels.
- The $T_{VCCO2VCCAUX}$ time can be allocated in any percentage between the power-on and power-off ramps.

The recommended power-on sequence to achieve minimum current draw for the GTX transceivers is V_{CCINT} , $V_{MGTAVCC}$, $V_{MGTAVTT}$ OR $V_{MGTAVCC}$, V_{CCINT} , $V_{MGTAVTT}$. There is no recommended sequencing for $V_{MGTVCCAUX}$. Both $V_{MGTAVCC}$ and V_{CCINT} can be ramped simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw.

If these recommended sequences are not met, current drawn from $V_{MGTAVTT}$ can be higher than specifications during power-up and power-down.

- When $V_{MGTAVTT}$ is powered before $V_{MGTAVCC}$ and $V_{MGTAVTT} - V_{MGTAVCC} > 150$ mV and $V_{MGTAVCC} < 0.7$ V, the $V_{MGTAVTT}$ current draw can increase by 460 mA per transceiver during $V_{MGTAVCC}$ ramp up. The duration of the current draw can be up to $0.3 \times T_{MGTAVCC}$ (ramp time from GND to 90% of $V_{MGTAVCC}$). The reverse is true for power-down.
- When $V_{MGTAVTT}$ is powered before V_{CCINT} and $V_{MGTAVTT} - V_{CCINT} > 150$ mV and $V_{CCINT} < 0.7$ V, the $V_{MGTAVTT}$ current draw can increase by 50 mA per transceiver during V_{CCINT} ramp up. The duration of the current draw can be up to $0.3 \times T_{VCCINT}$ (ramp time from GND to 90% of V_{CCINT}). The reverse is true for power-down.

PS—PL Power Sequencing

The PS and PL power supplies are fully independent. There are no sequencing requirements between the PS (V_{CCPINT} , V_{CCPAUX} , V_{CCPLL} , V_{CCO_DDR} , V_{CCO_MIO0} , and V_{CCO_MIO1}) and PL (V_{CCINT} , V_{CCBRAM} , V_{CCAUX} , V_{CCO} , V_{CCAUX_IO} , $V_{MGTAVCC}$, $V_{MGTAVTT}$, $V_{MGTVCCAUX}$, and V_{CCADC}) power supplies.

DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum V_{CCO} with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

PS I/O Levels

Table 9: PS DC Input and Output Levels⁽¹⁾

Bank	I/O Standard	V_{IL}		V_{IH}		V_{OL}	V_{OH}	I_{OL}	I_{OH}
		V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
MIO	LVC MOS18	-0.300	35% V_{CCO_MIO}	65% V_{CCO_MIO}	$V_{CCO_MIO} + 0.300$	0.450	$V_{CCO_MIO} - 0.450$	8	-8
MIO	LVC MOS25	-0.300	0.700	1.700	$V_{CCO_MIO} + 0.300$	0.400	$V_{CCO_MIO} - 0.400$	8	-8
MIO	LVC MOS33	-0.300	0.800	2.000	3.450	0.400	$V_{CCO_MIO} - 0.400$	8	-8
MIO	HSTL_I_18	-0.300	$V_{PREF} - 0.100$	$V_{PREF} + 0.100$	$V_{CCO_MIO} + 0.300$	0.400	$V_{CCO_MIO} - 0.400$	8	-8
DDR	SSTL18_I	-0.300	$V_{PREF} - 0.125$	$V_{PREF} + 0.125$	$V_{CCO_DDR} + 0.300$	$V_{CCO_DDR}/2 - 0.470$	$V_{CCO_DDR}/2 + 0.470$	8	-8
DDR	SSTL15	-0.300	$V_{PREF} - 0.100$	$V_{PREF} + 0.100$	$V_{CCO_DDR} + 0.300$	$V_{CCO_DDR}/2 - 0.175$	$V_{CCO_DDR}/2 + 0.175$	13.0	-13.0
DDR	SSTL135	-0.300	$V_{PREF} - 0.090$	$V_{PREF} + 0.090$	$V_{CCO_DDR} + 0.300$	$V_{CCO_DDR}/2 - 0.150$	$V_{CCO_DDR}/2 + 0.150$	13.0	-13.0
DDR	HSUL_12	-0.300	$V_{PREF} - 0.130$	$V_{PREF} + 0.130$	$V_{CCO_DDR} + 0.300$	20% V_{CCO_DDR}	80% V_{CCO_DDR}	0.1	-0.1

Notes:

1. Tested according to relevant specifications.

Table 10: PS Complementary Differential DC Input and Output Levels

Bank	I/O Standard	$V_{ICM}^{(1)}$			$V_{ID}^{(2)}$		$V_{OL}^{(3)}$	$V_{OH}^{(4)}$	I_{OL}	I_{OH}
		V, Min	V, Typ	V, Max	V, Min	V, Max	V, Max	V, Min	mA, Max	mA, Min
DDR	DIFF_HSUL_12	0.300	0.600	0.850	0.100	—	20% V_{CCO}	80% V_{CCO}	0.100	-0.100
DDR	DIFF_SSTL135	0.300	0.675	1.000	0.100	—	$(V_{CCO_DDR}/2) - 0.150$	$(V_{CCO_DDR}/2) + 0.150$	13.0	-13.0
DDR	DIFF_SSTL15	0.300	0.750	1.125	0.100	—	$(V_{CCO_DDR}/2) - 0.175$	$(V_{CCO_DDR}/2) + 0.175$	13.0	-13.0
DDR	DIFF_SSTL18_I	0.300	0.900	1.425	0.100	—	$(V_{CCO_DDR}/2) - 0.470$	$(V_{CCO_DDR}/2) + 0.470$	8.00	-8.00

Notes:

1. V_{ICM} is the input common mode voltage.
2. V_{ID} is the input differential voltage ($Q-\bar{Q}$).
3. V_{OL} is the single-ended low-output voltage.
4. V_{OH} is the single-ended high-output voltage.

Production Silicon and Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

Table 17 lists the production released Zynq-7000 device, speed grade, and the minimum corresponding supported speed specification version and software revisions. The software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Table 17: Zynq-7000 Device Production Software and Speed Specification Release

Device	Speed Grade Designations		
	-3	-2	-1
XC7Z030		ISE 14.5 v1.06 and Vivado 2013.1 v1.06	
XC7Z045		ISE 14.5 v1.06 and Vivado 2013.1 v1.06	
XC7Z100			

Notes:

- Blank entries indicate a device and/or speed grade in advance or preliminary status.

PS Performance Characteristics

For further design requirement details, refer to [UG585](#), *Zynq-7000 All Programmable SoC Technical Reference Manual*.

Table 18: CPU Clock Domains Performance

Symbol	Clock Ratio	Description	Speed Grade			Units
			-3	-2	-1	
$F_{\text{CPU_6X4X_621_MAX}}$ ⁽¹⁾⁽²⁾	6:2:1	Maximum CPU clock frequency	1000	733	667	MHz
$F_{\text{CPU_3X2X_621_MAX}}$		Maximum CPU_3X clock frequency	500	367	333	MHz
$F_{\text{CPU_2X_621_MAX}}$		Maximum CPU_2X clock frequency	333	244	222	MHz
$F_{\text{CPU_1X_621_MAX}}$		Maximum CPU_1X clock frequency	167	122	111	MHz
$F_{\text{CPU_6X4X_421_MAX}}$ ⁽¹⁾	4:2:1	Maximum CPU clock frequency	710	600	533	MHz
$F_{\text{CPU_3X2X_421_MAX}}$		Maximum CPU_3X clock frequency	355	300	267	MHz
$F_{\text{CPU_2X_421_MAX}}$		Maximum CPU_2X clock frequency	355	300	267	MHz
$F_{\text{CPU_1X_421_MAX}}$		Maximum CPU_1X clock frequency	178	150	133	MHz

Notes:

- The maximum frequency during BootROM execution is 500 MHz across all speed specifications.
- When the processor cores operate $F_{\text{CPU_6X4X_621_MAX}}$ at 1 GHz (-3E speed grade), the V_{CCPINT} minimum is 0.97V and the V_{CCPINT} maximum is 1.03V.

Table 19: PS DDR Clock Domains Performance

Symbol	Description	Speed Grade			Units
		-3	-2	-1	
$F_{\text{DDR3_MAX}}$	Maximum DDR3 interface performance	1333	1066	1066	Mb/s
$F_{\text{DDR3L_MAX}}$	Maximum DDR3L interface performance	800	800	800	Mb/s
$F_{\text{DDR2_MAX}}$	Maximum DDR2 interface performance	800	800	800	Mb/s
$F_{\text{LPDDR2_MAX}}$	Maximum LPDDR2 interface performance	800	800	800	Mb/s
$F_{\text{DDRCLK_2XMAX}}$	Maximum DDR_2X clock frequency	444	408	355	MHz

Notes:

- All performance numbers apply to both internal and external V_{REF} configurations.

DDR Memory Interfaces

Table 24: DDR3 Interface Switching Characteristics (1333 Mb/s)⁽¹⁾

Symbol	Description	Min	Max	Units
$T_{DQVALID}$	Input data valid window	500	–	ps
$T_{DQDS}^{(2)}$	Output DQ to DQS skew	95	–	ps
$T_{DQDH}^{(3)}$	Output DQS to DQ skew	222	–	ps
T_{DQSS}	Output clock to DQS skew	–0.11	0.08	T_{CK}
$T_{CACK}^{(4)}$	Command/address output setup time with respect to CLK	465	–	ps
$T_{CKCA}^{(5)}$	Command/address output hold time with respect to CLK	528	–	ps

Notes:

1. Recommended $V_{CCO_DDR} = 1.5V \pm 5\%$.
2. Measurement is taken from either the rising edge of DQ that crosses $V_{IH}(AC)$ or the falling edge of DQ that crosses $V_{IL}(AC)$ to V_{REF} of DQS.
3. Measurement is taken from either the rising edge of DQ that crosses $V_{IL}(DC)$ or the falling edge of DQ that crosses $V_{IH}(DC)$ to V_{REF} of DQS.
4. Measurement is taken from either the rising edge of CMD/ADDR that crosses $V_{IH}(AC)$ or the falling edge of CMD/ADDR that crosses $V_{IL}(AC)$ to V_{REF} of CLK.
5. Measurement is taken from either the rising edge of CMD/ADDR that crosses $V_{IL}(DC)$ or the falling edge of CMD/ADDR that crosses $V_{IH}(DC)$ to V_{REF} of CLK.

Table 25: DDR3 Interface Switching Characteristics (1066 Mb/s)⁽¹⁾

Symbol	Description	Min	Max	Units
$T_{DQVALID}$	Input data valid window	500	–	ps
$T_{DQDS}^{(2)}$	Output DQ to DQS skew	100	–	ps
$T_{DQDH}^{(3)}$	Output DQS to DQ skew	315	–	ps
T_{DQSS}	Output clock to DQS skew	–0.10	0.10	T_{CK}
$T_{CACK}^{(4)}$	Command/address output setup time with respect to CLK	560	–	ps
$T_{CKCA}^{(5)}$	Command/address output hold time with respect to CLK	658	–	ps

Notes:

1. Recommended $V_{CCO_DDR} = 1.5V \pm 5\%$.
2. Measurement is taken from either the rising edge of DQ that crosses $V_{IH}(AC)$ or the falling edge of DQ that crosses $V_{IL}(AC)$ to V_{REF} of DQS.
3. Measurement is taken from either the rising edge of DQ that crosses $V_{IL}(DC)$ or the falling edge of DQ that crosses $V_{IH}(DC)$ to V_{REF} of DQS.
4. Measurement is taken from either the rising edge of CMD/ADDR that crosses $V_{IH}(AC)$ or the falling edge of CMD/ADDR that crosses $V_{IL}(AC)$ to V_{REF} of CLK.
5. Measurement is taken from either the rising edge of CMD/ADDR that crosses $V_{IL}(DC)$ or the falling edge of CMD/ADDR that crosses $V_{IH}(DC)$ to V_{REF} of CLK.

Static Memory Controller

Table 31: SMC Interface Delay Characteristics⁽¹⁾⁽²⁾

Symbol	Description	Min	Max	Units
T _{NANDDOUT}	NAND_IO output delay from last register to pad	4.12	6.45	ns
T _{NANDALE}	NAND_ALE output delay from last register to pad	5.08	6.33	ns
T _{NANDCLE}	NAND_CLE output delay from last register to pad	4.87	6.40	ns
T _{NANDWE}	NAND_WE_B output delay from last register to pad	4.69	5.89	ns
T _{NANDRE}	NAND_RE_B output delay from last register to pad	5.12	6.44	ns
T _{NANDCE}	NAND_CE_B output delay from last register to pad	4.68	5.89	ns
T _{NANDDIN}	NAND_IO setup time and input delay from pad to first register	1.48	3.09	ns
T _{NANDBUSY}	NAND_BUSY setup time and input delay from pad to first register	2.48	3.33	ns
T _{SRAMA}	SRAM_A output delay from last register to pad	3.94	5.73	ns
T _{SRAMDOUT}	SRAM_DQ output delay from last register to pad	4.66	6.45	ns
T _{SRAMCE}	SRAM_CE output delay from last register to pad	4.57	5.95	ns
T _{SRAMOE}	SRAM_OE_B output delay from last register to pad	4.79	6.13	ns
T _{SRAMBLS}	SRAM_BLS_B output delay from last register to pad	5.25	6.74	ns
T _{SRAMWE}	SRAM_WE_B output delay from last register to pad	5.12	6.48	ns
T _{SRAMDIN}	SRAM_DQ setup time and input delay from pad to first register	1.93	3.05	ns
T _{SRAMWAIT}	SRAM_WAIT setup time and input delay from pad to first register	2.26	3.15	ns

Notes:

1. All parameters do not include the package flight time and register controlled delays.
2. Refer to the ARM® PrimeCell® Static Memory Controller (PL350 series) Technical Reference Manual for more SMC timing details.


RGMII and MDIO Interfaces

Table 34: RGMII and MDIO Interface Switching Characteristics⁽¹⁾⁽²⁾⁽³⁾

Symbol	Description	Min	Typ	Max	Units
$T_{DCGETXCLK}$	Transmit clock duty cycle	45	–	55	%
$T_{GEMTXCKO}$	RGMII_TX_D[3:0], RGMII_TX_CTL output clock to out time	–0.50	–	0.50	ns
$T_{GEMRXDCK}$	RGMII_RX_D[3:0], RGMII_RX_CTL input setup time	0.80	–	–	ns
$T_{GEMRXCKD}$	RGMII_RX_D[3:0], RGMII_RX_CTL input hold time	0.80	–	–	ns
$T_{MDIOCLK}$	MDC output clock period	400	–	–	ns
$T_{MDIOCKH}$	MDC clock High time	160	–	–	ns
$T_{MDIOCKL}$	MDC clock Low time	160	–	–	ns
$T_{MDIODCK}$	MDIO input data setup time	80	–	–	ns
$T_{MDIOCKD}$	MDIO input data hold time	0	–	–	ns
$T_{MDIOCKO}$	MDIO data output delay	–20	–	170	ns
$F_{GETXCLK}$	RGMII_TX_CLK transmit clock frequency	–	125	–	MHz
$F_{GERXCLK}$	RGMII_RX_CLK receive clock frequency	–	125	–	MHz
$F_{ENET_REF_CLK}$	Ethernet reference clock frequency	–	125	–	MHz

Notes:

1. Test conditions: LVCMOS25, fast slew rate, 8 mA drive strength, 15 pF loads. Values in this table are specified during 1000 Mb/s operation.
2. LVCMOS25 slow slew rate and LVCMOS33 are not supported.
3. All timing values assume an ideal external input clock. Actual design system timing budgets should account for additional external clock jitter.



DS191_06_022013

Figure 6: RGMII Interface Timing Diagram

CAN Interfaces

Table 41: CAN Interface Switching Characteristics⁽¹⁾

Symbol	Description	Min	Max	Units
$T_{PWCANRX}$	Minimum receive pulse width	1	–	μ s
$T_{PWCANTX}$	Minimum transmit pulse width	1	–	μ s
$F_{CAN_REF_CLK}$	Internally sourced CAN reference clock frequency	–	100	MHz
	Externally sourced CAN reference clock frequency	–	40	MHz

Notes:

1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.

PJTAG Interfaces

Table 42: PJTAG Interface⁽¹⁾⁽²⁾

Symbol	Description	Min	Max	Units
$T_{PJTAGDCK}$	PJTAG input setup time	2.4	–	ns
$T_{PJTAGCKD}$	PJTAG input hold time	2.0	–	ns
$T_{PJTAGCKO}$	PJTAG clock to out delay	–	12.5	ns
$T_{PJTAGCLK}$	PJTAG clock frequency	–	20	MHz

Notes:

1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.
2. All timing values assume an ideal external input clock. Actual design system timing budgets should account for additional external clock jitter.




Figure 15: PJTAG Interface Timing Diagram

UART Interfaces

Table 43: UART Interface Switching Characteristics⁽¹⁾

Symbol	Description	Min	Max	Units
$BAUD_{TXMAX}$	Maximum transmit baud rate	–	1	Mb/s
$BAUD_{RXMAX}$	Maximum receive baud rate	–	1	Mb/s
$F_{UART_REF_CLK}$	UART reference clock frequency	–	100	MHz

Notes:

1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.

GPIO Interfaces

Table 44: GPIO Banks Switching Characteristics⁽¹⁾

Symbol	Description	Min	Max	Units
$T_{PWGPIOH}$	Input high pulse width	$10 \times 1/\text{cpu1x}$	—	μs
$T_{PWGPIOL}$	Input low pulse width	$10 \times 1/\text{cpu1x}$	—	μs

Notes:

1. Pulse width requirement for interrupt.




Figure 16: GPIO Interface Timing Diagram

Trace Interface

Table 45: Trace Interface Switching Characteristics⁽¹⁾

Symbol	Description	Min	Max	Units
T_{TCECKO}	Trace clock to output delay, all outputs	–1.4	1.5	ns
$T_{DCTCECLK}$	Trace clock duty cycle	40	60	%
F_{TCECLK}	Trace clock frequency	—	80	MHz

Notes:

1. Test conditions: LVCMOS25, fast slew rate, 8 mA drive strength, 15 pF loads.

Triple Timer Counter Interface

Table 46: Triple Timer Counter interface Switching Characteristics⁽¹⁾

Symbol	Description	Min	Max	Units
$T_{PWTTCOCLK}$	Triple time counter output clock pulse width	$2 \times 1/\text{cpu1x}$	—	ns
$F_{TTCOCLK}$	Triple time counter output clock frequency	—	$\text{cpu1x}/4$	MHz
$T_{TTCICLKH}$	Triple time counter input clock high pulse width	$1.5 \times 1/\text{cpu1x}$	—	ns
$T_{TTCICLKL}$	Triple time counter input clock low pulse width	$1.5 \times 1/\text{cpu1x}$	—	ns
$F_{TTCICLK}$	Triple time counter input clock frequency	—	$\text{cpu1x}/3$	MHz

Notes:

1. All timing values assume an ideal external input clock. Actual design system timing budgets should account for additional external clock jitter.

Watchdog Timer

Table 47: Watchdog Timer Switching Characteristics

Symbol	Description	Min	Max	Units
F_{WDTCLK}	Watchdog timer input clock frequency	—	10	MHz

PS-PL Interface

Table 48: PS-PL Interface Performance

Symbol	Description	Min	Typical	Max	Units
F _{EMIOGEMCLK}	EMIO gigabit Ethernet controller maximum frequency	–	–	125	MHz
F _{EMIOSDCLK}	EMIO SD controller maximum frequency	–	–	25	MHz
F _{EMIOSPICLK}	EMIO SPI controller maximum frequency	–	–	25	MHz
F _{EMIOJTAGCLK}	EMIO JTAG controller maximum frequency	–	–	20	MHz
F _{EMIOTRACECLK}	EMIO trace controller maximum frequency	–	–	125	MHz
F _{FTMCLK}	Fabric trace monitor maximum frequency	–	–	125	MHz
F _{EMIODMACLK}	DMA maximum frequency	–	–	100	MHz

PL Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in the PL. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the [AC Switching Characteristics, page 13](#). In each table, the I/O bank type is either High Performance (HP) or High Range (HR).

Table 49: PL Networking Applications Interface Performances

Description	I/O Bank Type	Speed Grade			Units
		-3	-2	-1	
SDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8)	HR	710	710	625	Mb/s
	HP	710	710	625	Mb/s
DDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 14)	HR	1250	1250	950	Mb/s
	HP	1600	1400	1250	Mb/s
SDR LVDS receiver (SFI-4.1) ⁽¹⁾	HR	710	710	625	Mb/s
	HP	710	710	625	Mb/s
DDR LVDS receiver (SPI-4.2) ⁽¹⁾	HR	1250	1250	950	Mb/s
	HP	1600	1400	1250	Mb/s

Notes:

1. LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) algorithms dominate deterministic performance.

Table 53: 1.8V IOB High Performance (HP) Switching Characteristics

I/O Standard	T _{IOPI}			T _{IOOP}			T _{IOTP}			Units
	Speed Grade			Speed Grade			Speed Grade			
	-3	-2	-1	-3	-2	-1	-3	-2	-1	
LVDS	0.75	0.79	0.92	1.05	1.17	1.24	1.68	1.92	2.06	ns
HSUL_12	0.69	0.72	0.82	1.65	1.84	2.05	2.29	2.59	2.87	ns
DIFF_HSUL_12	0.69	0.72	0.82	1.65	1.84	2.05	2.29	2.59	2.87	ns
HSTL_I_S	0.68	0.72	0.82	1.15	1.28	1.38	1.79	2.03	2.20	ns
HSTL_II_S	0.68	0.72	0.82	1.05	1.17	1.26	1.69	1.93	2.08	ns
HSTL_I_18_S	0.70	0.72	0.82	1.12	1.24	1.34	1.75	2.00	2.16	ns
HSTL_II_18_S	0.70	0.72	0.82	1.06	1.18	1.26	1.70	1.94	2.08	ns
HSTL_I_12_S	0.68	0.72	0.82	1.14	1.27	1.37	1.78	2.02	2.20	ns
HSTL_I_DCI_S	0.68	0.72	0.82	1.11	1.23	1.33	1.74	1.99	2.15	ns
HSTL_II_DCI_S	0.68	0.72	0.82	1.05	1.17	1.26	1.69	1.93	2.08	ns
HSTL_II_T_DCI_S	0.70	0.72	0.82	1.15	1.28	1.38	1.78	2.03	2.20	ns
HSTL_I_DCI_18_S	0.70	0.72	0.82	1.11	1.23	1.33	1.74	1.99	2.15	ns
HSTL_II_DCI_18_S	0.70	0.72	0.82	1.05	1.16	1.24	1.69	1.92	2.06	ns
HSTL_II_T_DCI_18_S	0.70	0.72	0.82	1.11	1.23	1.33	1.74	1.99	2.15	ns
DIFF_HSTL_I_S	0.75	0.79	0.92	1.15	1.28	1.38	1.79	2.03	2.20	ns
DIFF_HSTL_II_S	0.75	0.79	0.92	1.05	1.17	1.26	1.69	1.93	2.08	ns
DIFF_HSTL_I_DCI_S	0.75	0.79	0.92	1.15	1.28	1.38	1.78	2.03	2.20	ns
DIFF_HSTL_II_DCI_S	0.75	0.79	0.92	1.05	1.17	1.26	1.69	1.93	2.08	ns
DIFF_HSTL_I_18_S	0.75	0.79	0.92	1.12	1.24	1.34	1.75	2.00	2.16	ns
DIFF_HSTL_II_18_S	0.75	0.79	0.92	1.06	1.18	1.26	1.70	1.94	2.08	ns
DIFF_HSTL_I_DCI_18_S	0.75	0.79	0.92	1.11	1.23	1.33	1.74	1.99	2.15	ns
DIFF_HSTL_II_DCI_18_S	0.75	0.79	0.92	1.05	1.16	1.24	1.69	1.92	2.06	ns
DIFF_HSTL_II_T_DCI_18_S	0.75	0.79	0.92	1.11	1.23	1.33	1.74	1.99	2.15	ns
HSTL_I_F	0.68	0.72	0.82	1.02	1.14	1.22	1.66	1.90	2.04	ns
HSTL_II_F	0.68	0.72	0.82	0.97	1.08	1.15	1.61	1.84	1.97	ns
HSTL_I_18_F	0.70	0.72	0.82	1.04	1.16	1.24	1.68	1.91	2.06	ns
HSTL_II_18_F	0.70	0.72	0.82	0.98	1.09	1.16	1.62	1.85	1.98	ns
HSTL_I_12_F	0.68	0.72	0.82	1.02	1.13	1.21	1.65	1.88	2.03	ns
HSTL_I_DCI_F	0.68	0.72	0.82	1.04	1.16	1.24	1.67	1.91	2.06	ns
HSTL_II_DCI_F	0.68	0.72	0.82	0.97	1.08	1.15	1.61	1.84	1.97	ns
HSTL_II_T_DCI_F	0.70	0.72	0.82	1.02	1.14	1.22	1.66	1.90	2.04	ns
HSTL_I_DCI_18_F	0.70	0.72	0.82	1.04	1.16	1.24	1.67	1.91	2.06	ns
HSTL_II_DCI_18_F	0.70	0.72	0.82	0.98	1.09	1.16	1.61	1.85	1.98	ns
HSTL_II_T_DCI_18_F	0.70	0.72	0.82	1.04	1.16	1.24	1.67	1.91	2.06	ns
DIFF_HSTL_I_F	0.75	0.79	0.92	1.02	1.14	1.22	1.66	1.90	2.04	ns
DIFF_HSTL_II_F	0.75	0.79	0.92	0.97	1.08	1.15	1.61	1.84	1.97	ns
DIFF_HSTL_I_DCI_F	0.75	0.79	0.92	1.02	1.14	1.22	1.66	1.90	2.04	ns
DIFF_HSTL_II_DCI_F	0.75	0.79	0.92	0.97	1.08	1.15	1.61	1.84	1.97	ns

Input/Output Delay Switching Characteristics

Table 59: Input/Output Delay Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2	-1	
IDELAYCTRL					
T _{DLYCCO_RDY}	Reset to ready for IDELAYCTRL	3.22	3.22	3.22	μs
F _{IDELAYCTRL_REF}	Attribute REFCLK frequency = 200.0 ⁽¹⁾	200	200	200	MHz
	Attribute REFCLK frequency = 300.0 ⁽¹⁾	300	300	N/A	MHz
IDELAYCTRL_REF_PRECISION	REFCLK precision	±10	±10	±10	MHz
T _{IDELAYCTRL_RPW}	Minimum reset pulse width	52.00	52.00	52.00	ns
IDELAY/ODELAY					
T _{IDELAYRESOLUTION}	IDELAY/ODELAY chain delay resolution	1/(32 x 2 x F _{REF})			ps
T _{IDELAYPAT_JIT} and T _{ODELAYPAT_JIT}	Pattern dependent period jitter in delay chain for clock pattern. ⁽²⁾	0	0	0	ps per tap
	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) ⁽³⁾	±5	±5	±5	ps per tap
	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) ⁽⁴⁾	±9	±9	±9	ps per tap
T _{IDELAY_CLK_MAX} /T _{ODELAY_CLK_MAX}	Maximum frequency of CLK input to IDELAY/ODELAY	800	800	710	MHz
T _{IDCCK_CE} / T _{IDCKC_CE}	CE pin setup/hold with respect to C for IDELAY	0.11/0.10	0.14/0.12	0.18/0.14	ns
T _{ODCCK_CE} / T _{ODCKC_CE}	CE pin setup/hold with respect to C for ODELAY	0.14/0.03	0.16/0.04	0.19/0.05	ns
T _{IDCCK_INC} / T _{IDCKC_INC}	INC pin setup/hold with respect to C for IDELAY	0.10/0.14	0.12/0.16	0.14/0.20	ns
T _{ODCCK_INC} / T _{ODCKC_INC}	INC pin setup/hold with respect to C for ODELAY	0.10/0.07	0.12/0.08	0.13/0.09	ns
T _{IDCCK_RST} / T _{IDCKC_RST}	RST pin setup/hold with respect to C for IDELAY	0.13/0.08	0.14/0.10	0.16/0.12	ns
T _{ODCCK_RST} / T _{ODCKC_RST}	RST pin setup/hold with respect to C for ODELAY	0.16/0.04	0.19/0.06	0.24/0.08	ns
T _{IDDO_IDATAIN}	Propagation delay through IDELAY	Note 5	Note 5	Note 5	ps
T _{ODDO_ODATAIN}	Propagation delay through ODELAY	Note 5	Note 5	Note 5	ps

Notes:

1. Average tap delay at 200 MHz = 78 ps, at 300 MHz = 52 ps.
2. When HIGH_PERFORMANCE mode is set to TRUE or FALSE.
3. When HIGH_PERFORMANCE mode is set to TRUE.
4. When HIGH_PERFORMANCE mode is set to FALSE.
5. Delay depends on IDELAY/ODELAY tap setting. See TRACE report for actual values.

Block RAM and FIFO Switching Characteristics

Table 64: Block RAM and FIFO Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2	-1	
Block RAM and FIFO Clock-to-Out Delays					
T _{RCKO_DO} and T _{RCKO_DO_REG} ⁽¹⁾	Clock CLK to DOUT output (without output register) ⁽²⁾⁽³⁾	1.57	1.80	2.08	ns, Max
	Clock CLK to DOUT output (with output register) ⁽⁴⁾⁽⁵⁾	0.54	0.63	0.75	ns, Max
T _{RCKO_DO_ECC} and T _{RCKO_DO_ECC_REG}	Clock CLK to DOUT output with ECC (without output register) ⁽²⁾⁽³⁾	2.35	2.58	3.26	ns, Max
	Clock CLK to DOUT output with ECC (with output register) ⁽⁴⁾⁽⁵⁾	0.62	0.69	0.80	ns, Max
T _{RCKO_DO_CASCOUT} and T _{RCKO_DO_CASCOUT_REG}	Clock CLK to DOUT output with Cascade (without output register) ⁽²⁾	2.21	2.45	2.80	ns, Max
	Clock CLK to DOUT output with Cascade (with output register) ⁽⁴⁾	0.98	1.08	1.24	ns, Max
T _{RCKO_FLAGS}	Clock CLK to FIFO flags outputs ⁽⁶⁾	0.65	0.74	0.89	ns, Max
T _{RCKO_POINTERS}	Clock CLK to FIFO pointers outputs ⁽⁷⁾	0.79	0.87	0.98	ns, Max
T _{RCKO_PARITY_ECC}	Clock CLK to ECCPARITY in ECC encode only mode	0.66	0.72	0.80	ns, Max
T _{RCKO_SDBIT_ECC} and T _{RCKO_SDBIT_ECC_REG}	Clock CLK to BITERR (without output register)	2.17	2.38	3.01	ns, Max
	Clock CLK to BITERR (with output register)	0.57	0.65	0.76	ns, Max
T _{RCKO_RDADDR_ECC} and T _{RCKO_RDADDR_ECC_REG}	Clock CLK to RDADDR output with ECC (without output register)	0.64	0.74	0.90	ns, Max
	Clock CLK to RDADDR output with ECC (with output register)	0.71	0.79	0.92	ns, Max
Setup and Hold Times Before/After Clock CLK					
T _{RCKK_ADDRA} /T _{RCKC_ADDRA}	ADDR inputs ⁽⁸⁾	0.38/0.27	0.42/0.28	0.48/0.31	ns, Min
T _{RDCK_DI_WF_NC} / T _{RCKD_DI_WF_NC}	Data input setup/hold time when block RAM is configured in WRITE_FIRST or NO_CHANGE mode ⁽⁹⁾	0.49/0.51	0.55/0.53	0.63/0.57	ns, Min
T _{RDCK_DI_RF} /T _{RCKD_DI_RF}	Data input setup/hold time when block RAM is configured in READ_FIRST mode ⁽⁹⁾	0.17/0.25	0.19/0.29	0.21/0.35	ns, Min
T _{RDCK_DI_ECC} /T _{RCKD_DI_ECC}	DIN inputs with block RAM ECC in standard mode ⁽⁹⁾	0.42/0.37	0.47/0.39	0.53/0.43	ns, Min
T _{RDCK_DI_ECCW} /T _{RCKD_DI_ECCW}	DIN inputs with block RAM ECC encode only ⁽⁹⁾	0.79/0.37	0.87/0.39	0.99/0.43	ns, Min
T _{RDCK_DI_ECC_FIFO} / T _{RCKD_DI_ECC_FIFO}	DIN inputs with FIFO ECC in standard mode ⁽⁹⁾	0.89/0.47	0.98/0.50	1.12/0.54	ns, Min
T _{RCKK_INJECTBITERR} / T _{RCKC_INJECTBITERR}	Inject single/double bit error in ECC mode	0.49/0.30	0.55/0.31	0.63/0.34	ns, Min
T _{RCKK_EN} /T _{RCKC_EN}	Block RAM Enable (EN) input	0.30/0.17	0.33/0.18	0.38/0.20	ns, Min
T _{RCKK_REGCE} /T _{RCKC_REGCE}	CE input of output register	0.21/0.13	0.25/0.13	0.31/0.14	ns, Min
T _{RCKK_RSTREG} /T _{RCKC_RSTREG}	Synchronous RSTREG input	0.25/0.06	0.27/0.06	0.29/0.06	ns, Min
T _{RCKK_RSTRAM} /T _{RCKC_RSTRAM}	Synchronous RSTRAM input	0.27/0.35	0.29/0.37	0.31/0.39	ns, Min
T _{RCKK_WEA} /T _{RCKC_WEA}	Write Enable (WE) input (Block RAM only)	0.38/0.15	0.41/0.16	0.46/0.17	ns, Min
T _{RCKK_WREN} /T _{RCKC_WREN}	WREN FIFO inputs	0.39/0.25	0.39/0.30	0.40/0.37	ns, Min
T _{RCKK_RDEN} /T _{RCKC_RDEN}	RDEN FIFO inputs	0.36/0.26	0.36/0.30	0.37/0.37	ns, Min

Table 64: Block RAM and FIFO Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade			Units
		-3	-2	-1	
Reset Delays					
T _{RCO_FLAGS}	Reset RST to FIFO flags/pointers ⁽¹⁰⁾	0.76	0.83	0.93	ns, Max
T _{RREC_RST} /T _{RREM_RST}	FIFO reset recovery and removal timing ⁽¹¹⁾	1.59/–0.68	1.76/–0.68	2.01/–0.68	ns, Max
Maximum Frequency					
F _{MAX_BRAM_WF_NC}	Block RAM (Write first and No change modes) When not in SDP RF mode	601.32	543.77	458.09	MHz
F _{MAX_BRAM_RF_PERFORMANCE}	Block RAM (Read first, Performance mode) When in SDP RF mode but no address overlap between port A and port B	601.32	543.77	458.09	MHz
F _{MAX_BRAM_RF_DELAYED_WRITE}	Block RAM (Read first, Delayed_write mode) When in SDP RF mode and there is possibility of overlap between port A and port B addresses	528.26	477.33	400.80	MHz
F _{MAX_CAS_WF_NC}	Block RAM Cascade (Write first, No change mode) When cascade but not in RF mode	551.27	493.93	408.00	MHz
F _{MAX_CAS_RF_PERFORMANCE}	Block RAM Cascade (Read first, Performance mode) When in cascade with RF mode and no possibility of address overlap/one port is disabled	551.27	493.93	408.00	MHz
F _{MAX_CAS_RF_DELAYED_WRITE}	When in cascade RF mode and there is a possibility of address overlap between port A and port B	478.24	427.35	350.88	MHz
F _{MAX_FIFO}	FIFO in all modes without ECC	601.32	543.77	458.09	MHz
F _{MAX_ECC}	Block RAM and FIFO in ECC configuration	484.26	430.85	351.12	MHz

Notes:

- TRACE will report all of these parameters as $T_{\text{RCKO_DO}}$.
- $T_{\text{RCKO_DOR}}$ includes $T_{\text{RCKO_DOW}}$, $T_{\text{RCKO_DOPR}}$, and $T_{\text{RCKO_DOPW}}$ as well as the B port equivalent timing parameters.
- These parameters also apply to synchronous FIFO with $\text{DO_REG} = 0$.
- $T_{\text{RCKO_DO}}$ includes $T_{\text{RCKO_DOP}}$ as well as the B port equivalent timing parameters.
- These parameters also apply to multirate (asynchronous) and synchronous FIFO with $\text{DO_REG} = 1$.
- $T_{\text{RCKO_FLAGS}}$ includes the following parameters: $T_{\text{RCKO_AEMPTY}}$, $T_{\text{RCKO_AFULL}}$, $T_{\text{RCKO_EMPTY}}$, $T_{\text{RCKO_FULL}}$, $T_{\text{RCKO_RDERR}}$, $T_{\text{RCKO_WRERR}}$.
- $T_{\text{RCKO_POINTERS}}$ includes both $T_{\text{RCKO_RDCOUNT}}$ and $T_{\text{RCKO_WRCOUNT}}$.
- The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
- These parameters include both A and B inputs as well as the parity inputs of A and B.
- $T_{\text{RCO_FLAGS}}$ includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
- RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock edges of the slowest clock (WRCLK or RDCLK).

DSP48E1 Switching Characteristics

Table 65: DSP48E1 Switching Characteristics

Symbol	Description	Speed Grade			Units	
		-3	-2	-1		
Setup and Hold Times of Data/Control Pins to the Input Register Clock						
$T_{\text{DSPDCK_A_AREG}}/T_{\text{DSPCKD_A_AREG}}$	A input to A register CLK	0.24/0.12	0.27/0.14	0.31/0.16	ns	
$T_{\text{DSPDCK_B_BREG}}/T_{\text{DSPCKD_B_BREG}}$	B input to B register CLK	0.28/0.13	0.32/0.14	0.39/0.15	ns	
$T_{\text{DSPDCK_C_CREG}}/T_{\text{DSPCKD_C_CREG}}$	C input to C register CLK	0.15/0.15	0.17/0.17	0.20/0.20	ns	
$T_{\text{DSPDCK_D_DREG}}/T_{\text{DSPCKD_D_DREG}}$	D input to D register CLK	0.21/0.19	0.27/0.22	0.35/0.26	ns	
$T_{\text{DSPDCK_ACIN_AREG}}/T_{\text{DSPCKD_ACIN_AREG}}$	ACIN input to A register CLK	0.21/0.12	0.24/0.14	0.27/0.16	ns	
$T_{\text{DSPDCK_BCIN_BREG}}/T_{\text{DSPCKD_BCIN_BREG}}$	BCIN input to B register CLK	0.22/0.13	0.25/0.14	0.30/0.15	ns	
Setup and Hold Times of Data Pins to the Pipeline Register Clock						
$T_{\text{DSPDCK_}\{A, B\}_MREG_MULT}/T_{\text{DSPCKD_B_MREG_MULT}}$	{A, B,} input to M register CLK using multiplier	2.04/–0.01	2.34/–0.01	2.79/–0.01	ns	
$T_{\text{DSPDCK_}\{A, B\}_ADREG}/T_{\text{DSPCKD_D_ADREG}}$	{A, D} input to AD register CLK	1.09/–0.02	1.25/–0.02	1.49/–0.02	ns	
Setup and Hold Times of Data/Control Pins to the Output Register Clock						
$T_{\text{DSPDCK_}\{A, B\}_PREG_MULT}/T_{\text{DSPCKD_}\{A, B\}_PREG_MULT}$	{A, B,} input to P register CLK using multiplier	3.41/–0.24	3.90/–0.24	4.64/–0.24	ns	
$T_{\text{DSPDCK_D_PREG_MULT}}/T_{\text{DSPCKD_D_PREG_MULT}}$	D input to P register CLK using multiplier	3.33/–0.62	3.81/–0.62	4.53/–0.62	ns	
$T_{\text{DSPDCK_}\{A, B\}_PREG}/T_{\text{DSPCKD_}\{A, B\}_PREG}$	A or B input to P register CLK not using multiplier	1.47/–0.24	1.68/–0.24	2.00/–0.24	ns	
$T_{\text{DSPDCK_C_PREG}}/T_{\text{DSPCKD_C_PREG}}$	C input to P register CLK not using multiplier	1.30/–0.22	1.49/–0.22	1.78/–0.22	ns	
$T_{\text{DSPDCK_PCIN_PREG}}/T_{\text{DSPCKD_PCIN_PREG}}$	PCIN input to P register CLK	1.12/–0.13	1.28/–0.13	1.52/–0.13	ns	
Setup and Hold Times of the CE Pins						
$T_{\text{DSPDCK_}\{CEA;CEB\}_AREG;BREG}/T_{\text{DSPCKD_}\{CEA;CEB\}_AREG;BREG}$	{CEA, CEB} input to {A, B} register CLK	0.30/0.05	0.36/0.06	0.44/0.09	ns	
$T_{\text{DSPDCK_CEC_CREG}}/T_{\text{DSPCKD_CEC_CREG}}$	CEC input to C register CLK	0.24/0.08	0.29/0.09	0.36/0.11	ns	
$T_{\text{DSPDCK_CED_DREG}}/T_{\text{DSPCKD_CED_DREG}}$	CED input to D register CLK	0.31/–0.02	0.36/–0.02	0.44/–0.02	ns	
$T_{\text{DSPDCK_CEM_MREG}}/T_{\text{DSPCKD_CEM_MREG}}$	CEM input to M register CLK	0.26/0.15	0.29/0.17	0.33/0.20	ns	
$T_{\text{DSPDCK_CEP_PREG}}/T_{\text{DSPCKD_CEP_PREG}}$	CEP input to P register CLK	0.31/0.01	0.36/0.01	0.45/0.01	ns	
Setup and Hold Times of the RST Pins						
$T_{\text{DSPDCK_}\{RSTA;RSTB\}_AREG;BREG}/T_{\text{DSPCKD_}\{RSTA;RSTB\}_AREG;BREG}$	{RSTA, RSTB} input to {A, B} register CLK	0.34/0.10	0.39/0.11	0.47/0.13	ns	
$T_{\text{DSPDCK_RSTC_CREG}}/T_{\text{DSPCKD_RSTC_CREG}}$	RSTC input to C register CLK	0.06/0.22	0.07/0.24	0.08/0.26	ns	
$T_{\text{DSPDCK_RSTD_DREG}}/T_{\text{DSPCKD_RSTD_DREG}}$	RSTD input to D register CLK	0.37/0.06	0.42/0.06	0.50/0.07	ns	
$T_{\text{DSPDCK_RSTM_MREG}}/T_{\text{DSPCKD_RSTM_MREG}}$	RSTM input to M register CLK	0.18/0.18	0.20/0.21	0.23/0.24	ns	
$T_{\text{DSPDCK_RSTP_PREG}}/T_{\text{DSPCKD_RSTP_PREG}}$	RSTP input to P register CLK	0.24/0.01	0.26/0.01	0.30/0.01	ns	
Combinatorial Delays from Input Pins to Output Pins						
$T_{\text{DSPDO_A_CARRYOUT_MULT}}$	A input to CARRYOUT output using multiplier	3.21	3.69	4.39	ns	
$T_{\text{DSPDO_D_P_MULT}}$	D input to P output using multiplier	3.15	3.61	4.30	ns	
$T_{\text{DSPDO_A_P}}$	A input to P output not using multiplier	1.30	1.48	1.76	ns	
$T_{\text{DSPDO_C_P}}$	C input to P output	1.13	1.30	1.55	ns	

Clock Buffers and Networks

Table 66: Global Clock Switching Characteristics (Including BUFGCTRL)

Symbol	Description	Speed Grade			Units
		-3	-2	-1	
$T_{BCCCK_CE}/T_{BCCCK_CE}^{(1)}$	CE pins setup/hold	0.12/0.30	0.14/0.38	0.26/0.38	ns
$T_{BCCCK_S}/T_{BCCCK_S}^{(1)}$	S pins setup/hold	0.12/0.30	0.14/0.38	0.26/0.38	ns
$T_{BCKO_O}^{(2)}$	BUFGCTRL delay from I/O to O	0.08	0.10	0.12	ns
Maximum Frequency					
F_{MAX_BUFG}	Global clock tree (BUFG)	741.00	710.00	625.00	MHz

Notes:

- T_{BCCCK_CE} and T_{BCCCK_S} must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
- T_{BCKO_O} (BUFG delay from I/O to O) values are the same as T_{BCKO_O} values.

Table 67: Input/Output Clock Switching Characteristics (BUFIO)

Symbol	Description	Speed Grade			Units
		-3	-2	-1	
T_{BIOCKO_O}	Clock to out delay from I to O	1.04	1.14	1.32	ns
Maximum Frequency					
F_{MAX_BUFIO}	I/O clock tree (BUFIO)	800.00	800.00	710.00	MHz

Table 68: Regional Clock Buffer Switching Characteristics (BUFR)

Symbol	Description	Speed Grade			Units
		-3	-2	-1	
T_{BRCKO_O}	Clock to out delay from I to O	0.60	0.65	0.77	ns
$T_{BRCKO_O_BYP}$	Clock to out delay from I to O with Divide Bypass attribute set	0.30	0.32	0.38	ns
T_{BRDO_O}	Propagation delay from CLR to O	0.71	0.75	0.96	ns
Maximum Frequency					
$F_{MAX_BUFR}^{(1)}$	Regional clock tree (BUFR)	600.00	540.00	450.00	MHz

Notes:

- The maximum input frequency to the BUFR and BUFMR is the BUFIO F_{MAX} frequency.

Table 69: Horizontal Clock Buffer Switching Characteristics (BUFH)

Symbol	Description	Speed Grade			Units
		-3	-2	-1	
T_{BHCKO_O}	BUFH delay from I to O	0.10	0.11	0.13	ns
$T_{BHCKCK_CE}/T_{BHCKCK_CE}$	CE pin setup and hold	0.20/0.16	0.23/0.20	0.38/0.21	ns
Maximum Frequency					
F_{MAX_BUFH}	Horizontal clock buffer (BUFH)	741.00	710.00	625.00	MHz

Table 90: GTX Transceiver User Clock Switching Characteristics⁽¹⁾⁽²⁾

Symbol	Description	Conditions	Speed Grade ⁽³⁾⁽⁴⁾			Units
			-3	-2	-1	
F _{TXOUT}	TXOUTCLK maximum frequency		412.54	412.54	312.50	MHz
F _{RXOUT}	RXOUTCLK maximum frequency		412.54	412.54	312.50	MHz
F _{TXIN}	TXUSRCLK maximum frequency	16-bit data path	412.54	412.54	312.50	MHz
		32-bit data path	391.08	322.37	250.00	MHz
F _{RXIN}	RXUSRCLK maximum frequency	16-bit data path	412.54	412.54	312.50	MHz
		32-bit data path	391.08	322.37	250.00	MHz
F _{TXIN2}	TXUSRCLK2 maximum frequency	16-bit data path	412.54	412.54	312.50	MHz
		32-bit data path	391.08	322.37	250.00	MHz
		64-bit data path	195.54	161.19	125.00	MHz
F _{RXIN2}	RXUSRCLK2 maximum frequency	16-bit data path	412.54	412.54	312.50	MHz
		32-bit data path	391.08	322.37	250.00	MHz
		64-bit data path	195.54	161.19	125.00	MHz

Notes:

1. Clocking must be implemented as described in [UG476: 7 Series FPGAs GTX/GTH Transceivers User Guide](#).
2. These frequencies are not supported for all possible transceiver configurations.
3. For speed grades -3 and -2, a 16-bit data path can only be used for speeds less than 6.6 Gb/s.
4. For speed grade -1, a 16-bit data path can only be used for speeds less than 5.0 Gb/s.

Table 91: GTX Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F _{GTXTX}	Serial data rate range		0.500	—	F _{GTXMAX}	Gb/s
T _{RTX}	TX rise time	20%–80%	—	40	—	ps
T _{FTX}	TX fall time	80%–20%	—	40	—	ps
T _{LLSKEW}	TX lane-to-lane skew ⁽¹⁾		—	—	500	ps
V _{TXOOBVDPP}	Electrical idle amplitude		—	—	15	mV
T _{TXOOBTRANSITION}	Electrical idle transition time		—	—	140	ns
T _{J12.5}	Total jitter ⁽²⁾⁽⁴⁾	12.5 Gb/s	—	—	0.28	UI
D _{J12.5}	Deterministic jitter ⁽²⁾⁽⁴⁾		—	—	0.17	UI
T _{J11.18}	Total jitter ⁽²⁾⁽⁴⁾	11.18 Gb/s	—	—	0.28	UI
D _{J11.18}	Deterministic jitter ⁽²⁾⁽⁴⁾		—	—	0.17	UI
T _{J10.3125}	Total jitter ⁽²⁾⁽⁴⁾	10.3125 Gb/s	—	—	0.28	UI
D _{J10.3125}	Deterministic jitter ⁽²⁾⁽⁴⁾		—	—	0.17	UI
T _{J9.953}	Total jitter ⁽²⁾⁽⁴⁾	9.953 Gb/s	—	—	0.28	UI
D _{J9.953}	Deterministic jitter ⁽²⁾⁽⁴⁾		—	—	0.17	UI
T _{J9.8}	Total jitter ⁽²⁾⁽⁴⁾	9.8 Gb/s	—	—	0.28	UI
D _{J9.8}	Deterministic jitter ⁽²⁾⁽⁴⁾		—	—	0.17	UI
T _{J8.0}	Total jitter ⁽²⁾⁽⁴⁾	8.0 Gb/s	—	—	0.33	UI
D _{J8.0}	Deterministic jitter ⁽²⁾⁽⁴⁾		—	—	0.17	UI
T _{J6.6_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	6.6 Gb/s	—	—	0.28	UI
D _{J6.6_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾		—	—	0.17	UI

Table 91: GTX Transceiver Transmitter Switching Characteristics (Cont'd)

Symbol	Description	Condition	Min	Typ	Max	Units
TJ _{6.6_CPLL}	Total jitter ⁽³⁾⁽⁴⁾	6.6 Gb/s	–	–	0.30	UI
DJ _{6.6_CPLL}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.15	UI
TJ _{5.0}	Total jitter ⁽³⁾⁽⁴⁾	5.0 Gb/s	–	–	0.33	UI
DJ _{5.0}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.15	UI
TJ _{4.25}	Total jitter ⁽³⁾⁽⁴⁾	4.25 Gb/s	–	–	0.33	UI
DJ _{4.25}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.14	UI
TJ _{3.75}	Total jitter ⁽³⁾⁽⁴⁾	3.75 Gb/s	–	–	0.34	UI
DJ _{3.75}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.16	UI
TJ _{3.2}	Total jitter ⁽³⁾⁽⁴⁾	3.20 Gb/s ⁽⁵⁾	–	–	0.2	UI
DJ _{3.2}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.1	UI
TJ _{3.2L}	Total jitter ⁽³⁾⁽⁴⁾	3.20 Gb/s ⁽⁶⁾	–	–	0.35	UI
DJ _{3.2L}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.16	UI
TJ _{2.5}	Total jitter ⁽³⁾⁽⁴⁾	2.5 Gb/s ⁽⁷⁾	–	–	0.20	UI
DJ _{2.5}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.08	UI
TJ _{1.25}	Total jitter ⁽³⁾⁽⁴⁾	1.25 Gb/s ⁽⁸⁾	–	–	0.15	UI
DJ _{1.25}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.06	UI
TJ ₅₀₀	Total jitter ⁽³⁾⁽⁴⁾	500 Mb/s	–	–	0.1	UI
DJ ₅₀₀	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.03	UI

Notes:

- Using same REFCLK input with TX phase alignment enabled for up to 12 consecutive transmitters (three fully populated GTX Quads).
- Using QPLL_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- Using CPLL_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- All jitter values are based on a bit-error ratio of $1e^{-12}$.
- CPLL frequency at 3.2 GHz and TXOUT_DIV = 2.
- CPLL frequency at 1.6 GHz and TXOUT_DIV = 1.
- CPLL frequency at 2.5 GHz and TXOUT_DIV = 2.
- CPLL frequency at 2.5 GHz and TXOUT_DIV = 4.

Table 92: GTX Transceiver Receiver Switching Characteristics

Symbol	Description		Min	Typ	Max	Units
F _{GTXRX}	Serial data rate	RX oversampler not enabled	0.500	–	F _{GTXMAX}	Gb/s
T _{RXELECIDLE}	Time for RXELECIDLE to respond to loss or restoration of data		–	10	–	ns
RX _{OOBVDPP}	OOB detect threshold peak-to-peak		60	–	150	mV
RX _{SST}	Receiver spread-spectrum tracking ⁽¹⁾	Modulated @ 33 KHz	–5000	–	0	ppm
RX _{RL}	Run length (CID)		–	–	512	UI
RX _{PPMTOL}	Data/REFCLK PPM offset tolerance	Bit rates ≤ 6.6 Gb/s	–1250	–	1250	ppm
		Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s	–700	–	700	ppm
		Bit rates > 8.0 Gb/s	–200	–	200	ppm
SJ Jitter Tolerance ⁽²⁾						
JT_SJ _{12.5}	Sinusoidal jitter (QPLL) ⁽³⁾	12.5 Gb/s	0.3	–	–	UI
JT_SJ _{11.18}	Sinusoidal jitter (QPLL) ⁽³⁾	11.18 Gb/s	0.3	–	–	UI
JT_SJ _{10.32}	Sinusoidal jitter (QPLL) ⁽³⁾	10.32 Gb/s	0.3	–	–	UI
JT_SJ _{9.95}	Sinusoidal jitter (QPLL) ⁽³⁾	9.95 Gb/s	0.3	–	–	UI
JT_SJ _{9.8}	Sinusoidal jitter (QPLL) ⁽³⁾	9.8 Gb/s	0.3	–	–	UI
JT_SJ _{8.0}	Sinusoidal jitter (QPLL) ⁽³⁾	8.0 Gb/s	0.44	–	–	UI
JT_SJ _{6.6_QPLL}	Sinusoidal jitter (QPLL) ⁽³⁾	6.6 Gb/s	0.48	–	–	UI
JT_SJ _{6.6_CPLL}	Sinusoidal jitter (CPLL) ⁽³⁾	6.6 Gb/s	0.44	–	–	UI
JT_SJ _{5.0}	Sinusoidal jitter (CPLL) ⁽³⁾	5.0 Gb/s	0.44	–	–	UI
JT_SJ _{4.25}	Sinusoidal jitter (CPLL) ⁽³⁾	4.25 Gb/s	0.44	–	–	UI
JT_SJ _{3.75}	Sinusoidal jitter (CPLL) ⁽³⁾	3.75 Gb/s	0.44	–	–	UI
JT_SJ _{3.2}	Sinusoidal jitter (CPLL) ⁽³⁾	3.2 Gb/s ⁽⁴⁾	0.45	–	–	UI
JT_SJ _{3.2L}	Sinusoidal jitter (CPLL) ⁽³⁾	3.2 Gb/s ⁽⁵⁾	0.45	–	–	UI
JT_SJ _{2.5}	Sinusoidal jitter (CPLL) ⁽³⁾	2.5 Gb/s ⁽⁶⁾	0.5	–	–	UI
JT_SJ _{1.25}	Sinusoidal jitter (CPLL) ⁽³⁾	1.25 Gb/s ⁽⁷⁾	0.5	–	–	UI
JT_SJ ₅₀₀	Sinusoidal jitter (CPLL) ⁽³⁾	500 Mb/s	0.4	–	–	UI
SJ Jitter Tolerance with Stressed Eye ⁽²⁾						
JT_TJSE _{3.2}	Total jitter with stressed eye ⁽⁸⁾	3.2 Gb/s	0.70	–	–	UI
		6.6 Gb/s	0.70	–	–	UI
JT_SJSE _{3.2}	Sinusoidal jitter with stressed eye ⁽⁸⁾	3.2 Gb/s	0.1	–	–	UI
		6.6 Gb/s	0.1	–	–	UI

Notes:

- Using RXOUT_DIV = 1, 2, and 4.
- All jitter values are based on a bit error ratio of $1e^{-12}$.
- The frequency of the injected sinusoidal jitter is 10 MHz.
- CPLL frequency at 3.2 GHz and RXOUT_DIV = 2.
- CPLL frequency at 1.6 GHz and RXOUT_DIV = 1.
- CPLL frequency at 2.5 GHz and RXOUT_DIV = 2.
- CPLL frequency at 2.5 GHz and RXOUT_DIV = 4.
- Composite jitter with RX and LPM or DFE mode.

GTX Transceiver Protocol Jitter Characteristics

For [Table 93](#) through [Table 98](#), the [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#) contains recommended settings for optimal usage of protocol specific characteristics.

Table 93: Gigabit Ethernet Protocol Characteristics

Description	Line Rate (Mb/s)	Min	Max	Units
Gigabit Ethernet Transmitter Jitter Generation				
Total transmitter jitter (T _{TJ})	1250	–	0.24	UI
Gigabit Ethernet Receiver High Frequency Jitter Tolerance				
Total receiver jitter tolerance	1250	0.749	–	UI

Table 94: XAUI Protocol Characteristics

Description	Line Rate (Mb/s)	Min	Max	Units
XAUI Transmitter Jitter Generation				
Total transmitter jitter (T _{TJ})	3125	–	0.35	UI
XAUI Receiver High Frequency Jitter Tolerance				
Total receiver jitter tolerance	3125	0.65	–	UI

Table 95: PCI Express Protocol Characteristics⁽¹⁾

Standard	Description		Line Rate (Mb/s)	Min	Max	Units
PCI Express Transmitter Jitter Generation						
PCI Express Gen 1	Total transmitter jitter		2500	–	0.25	UI
PCI Express Gen 2	Total transmitter jitter		5000	–	0.25	UI
PCI Express Gen 3 ⁽²⁾	Total transmitter jitter uncorrelated		8000	–	31.25	ps
	Deterministic transmitter jitter uncorrelated			–	12	ps
PCI Express Receiver High Frequency Jitter Tolerance						
PCI Express Gen 1	Total receiver jitter tolerance		2500	0.65	–	UI
PCI Express Gen 2 ⁽³⁾	Receiver inherent timing error		5000	0.40	–	UI
	Receiver inherent deterministic timing error			0.30	–	UI
PCI Express Gen 3 ⁽²⁾	Receiver sinusoidal jitter tolerance	0.03 MHz–1.0 MHz	8000	1.00	–	UI
		1.0 MHz–10 MHz		Note 4	–	UI
		10 MHz–100 MHz		0.10	–	UI

Notes:

1. Tested per card electromechanical (CEM) methodology.
2. PCI-SIG 3.0 certification and compliance test boards are currently not available.
3. Using common REFCLK.
4. Between 1 MHz and 10 MHz the minimum sinusoidal jitter roll-off with a slope of 20 dB/decade.

Table 100: XADC Specifications (Cont'd)

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
DCLK Duty Cycle			40	–	60	%
XADC Reference⁽⁵⁾						
External Reference	V_{REFP}	Externally supplied reference voltage	1.20	1.25	1.30	V
On-Chip Reference		Ground V_{REFP} pin to AGND, $T_j = -40^{\circ}\text{C}$ to 100°C	1.2375	1.25	1.2625	V

Notes:

- Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when this feature is enabled.
- Only specified for new BitGen option XADCEnhancedLinearity = ON.
- See the ADC chapter in [UG480: 7 Series FPGAs XADC User Guide](#) for a detailed description.
- See the Timing chapter in [UG480: 7 Series FPGAs XADC User Guide](#) for a detailed description.
- Any variation in the reference voltage from the nominal $V_{REFP} = 1.25\text{V}$ and $V_{REFN} = 0\text{V}$ will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by $\pm 4\%$ is permitted. On-chip reference variation is $\pm 1\%$.

Configuration Switching Characteristics

Table 101: Configuration Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2	-1	
Power-up Timing Characteristics					
T _{POR}	Power-on reset	50.00	50.00	50.00	ms, Max
Boundary-Scan Port Timing Specifications					
T _{TAPTCK} /T _{TCKTAP}	TMS and TDI setup/hold	3.00/2.00	3.0/2.0	3.0/2.0	ns, Min
T _{TCKTDO}	TCK falling edge to TDO output	7.00	7.00	7.00	ns, Max
F _{TCK}	TCK frequency	66.00	66.00	66.00	MHz, Max
Internal Configuration Access Port					
F _{ICAPCK}	Internal configuration access port (ICAPE2)	100.00	100.00	100.00	MHz, Max

eFUSE Programming Conditions

Table 102 lists the programming conditions specifically for eFUSE. For more information, see [UG470: 7 Series FPGA Configuration User Guide](#).

Table 102: eFUSE Programming Conditions⁽¹⁾

Symbol	Description	Min	Typ	Max	Units
I_{FS}	V_{CCAUX} supply current	–	–	115	mA
t_j	Temperature range	15	–	125	$^{\circ}\text{C}$

Notes:

- The Zynq-7000 device must not be configured during eFUSE programming.