

Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	16MHz
Connectivity	I <sup>2</sup> C
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	D/A 1x7b, 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-QFN Exposed Pad
Supplier Device Package	16-QFN (3x3)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4013lqi-411t">https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4013lqi-411t</a>

## More Information

Cypress provides a wealth of data at [www.cypress.com](http://www.cypress.com) to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article [KBA86521, How to Design with PSoC 3, PSoC 4, and PSoC 5LP](#). Following is an abbreviated list for PSoC 4:


- Overview: [PSoC Portfolio](#), [PSoC Roadmap](#)
- Product Selectors: [PSoC 1](#), [PSoC 3](#), [PSoC 4](#), [PSoC 5LP](#)  
In addition, PSoC Creator includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 4 are:
  - [AN79953](#): Getting Started With PSoC 4
  - [AN88619](#): PSoC 4 Hardware Design Considerations
  - [AN86439](#): Using PSoC 4 GPIO Pins
  - [AN57821](#): Mixed Signal Circuit Board Layout
  - [AN81623](#): Digital Design Best Practices
  - [AN73854](#): Introduction To Bootloaders
  - [AN89610](#): ARM Cortex Code Optimization
- Technical Reference Manual (TRM) is in two documents:
  - [Architecture TRM](#) details each PSoC 4 functional block.
  - [Registers TRM](#) describes each of the PSoC 4 registers.
- Development Kits:
  - CY8CKIT-040, PSoC 4000 Pioneer Kit, is an easy-to-use and inexpensive development platform with debugging capability. This kit includes connectors for Arduino<sup>™</sup> compatible shields and Digilent<sup>®</sup> Pmod<sup>™</sup> daughter cards.
  - The MiniProg3 device provides an interface for flash programming and debug.

## PSoC Creator

[PSoC Creator](#) is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the [list of component datasheets](#). With PSoC Creator, you can:


1. Drag and drop component icons to build your hardware system design in the main design workspace
2. Codesign your application firmware with the PSoC hardware, using the PSoC Creator IDE C compiler
3. Configure components using the configuration tools
4. Explore the library of 100+ components
5. Review component datasheets

Figure 1. CapSense Example Project in PSoC Creator



## Contents

<b>Functional Definition .....</b>	<b>5</b>	Digital Peripherals .....	19
CPU and Memory Subsystem .....	5	Memory .....	20
System Resources .....	5	System Resources .....	20
Analog Blocks .....	6	<b>Ordering Information.....</b>	<b>23</b>
Fixed Function Digital .....	6	Part Numbering Conventions .....	23
GPIO .....	6	<b>Packaging.....</b>	<b>25</b>
Special Function Peripherals.....	6	Package Outline Drawings .....	26
<b>Pinouts .....</b>	<b>7</b>	<b>Acronyms .....</b>	<b>30</b>
<b>Power .....</b>	<b>12</b>	<b>Document Conventions .....</b>	<b>32</b>
Unregulated External Supply.....	12	Units of Measure .....	32
Regulated External Supply .....	12	<b>Revision History .....</b>	<b>33</b>
<b>Development Support .....</b>	<b>13</b>	<b>Sales, Solutions, and Legal Information .....</b>	<b>34</b>
Documentation .....	13	Worldwide Sales and Design Support.....	34
Online .....	13	Products .....	34
Tools.....	13	PSoC® Solutions .....	34
<b>Electrical Specifications .....</b>	<b>14</b>	Cypress Developer Community.....	34
Absolute Maximum Ratings.....	14	Technical Support .....	34
Device Level Specifications.....	14		
Analog Peripherals .....	17		

**Figure 2. Block Diagram**


PSoC 4000 devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial-Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4000 devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4000 family provides a level of security not possible with multi-chip application solutions or with microcontrollers. It has the following advantages:

- Allows disabling of debug features
- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks

The debug circuits are enabled by default and can only be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, PSoC 4000, with device security enabled, may not be returned for failure analysis. This is a trade-off the PSoC 4000 allows the customer to make.

## Functional Definition

### CPU and Memory Subsystem

#### CPU

The Cortex-M0 CPU in the PSoC 4000 is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. Most instructions are 16 bits in length and the CPU executes a subset of the Thumb-2 instruction set. This enables fully compatible, binary, upward migration of the code to higher performance processors, such as the Cortex-M3 and M4. It includes a nested vectored interrupt controller (NVIC) block with eight interrupt inputs and also includes a Wakeup Interrupt Controller (WIC). The WIC can wake the processor from the Deep Sleep mode, allowing power to be switched off to the main processor when the chip is in the Deep Sleep mode. The CPU subsystem also includes a 24-bit timer called SYSTICK, which can generate an interrupt.

The CPU also includes a debug interface, the serial wire debug (SWD) interface, which is a 2-wire form of JTAG. The debug configuration used for PSoC 4000 has four breakpoint (address) comparators and two watchpoint (data) comparators.

#### Flash

The PSoC 4000 device has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The low-power flash block is designed to deliver zero wait-state (WS) access time at 16 MHz.

#### SRAM

Two KB of SRAM are provided with zero wait-state access at 16 MHz.

#### SROM

A supervisory ROM that contains boot and configuration routines is provided.

### System Resources

#### Power System

The power system is described in detail in the section on [Power on page 12](#). It provides an assurance that voltage levels are as required for each respective mode and either delays mode entry (for example, on power-on reset (POR)) until voltage levels are as required for proper functionality, or generates resets (for example, on brown-out detection). The PSoC 4000 operates with a single external supply over the range of either 1.8 V  $\pm$ 5% (externally regulated) or 1.8 to 5.5 V (internally regulated) and has three different power modes, transitions between which are managed by the power system. The PSoC 4000 provides Active, Sleep, and Deep Sleep low-power modes.


All subsystems are operational in Active mode. The CPU subsystem (CPU, flash, and SRAM) is clock-gated off in Sleep mode, while all peripherals and interrupts are active with instantaneous wake-up on a wake-up event. In Deep Sleep mode, the high-speed clock and associated circuitry is switched off; wake-up from this mode takes 35  $\mu$ S.

#### Clock System

The PSoC 4000 clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that there are no metastable conditions.

The clock system for the PSoC 4000 consists of the internal main oscillator (IMO) and the internal low-frequency oscillator (ILO) and provision for an external clock.

**Figure 3. PSoC 4000 MCU Clocking Architecture**



The  $F_{CPU}$  signal can be divided down to generate synchronous clocks for the analog and digital peripherals. There are four clock dividers for the PSoC 4000, each with 16-bit divide capability. The 16-bit capability allows flexible generation of fine-grained frequency values and is fully supported in PSoC Creator.

#### IMO Clock Source

The IMO is the primary source of internal clocking in the PSoC 4000. It is trimmed during testing to achieve the specified accuracy. The IMO default frequency is 24 MHz and it can be adjusted from 24 to 48 MHz in steps of 4 MHz. The IMO tolerance with Cypress-provided calibration settings is  $\pm$ 2% (24 and 32 MHz).

#### ILO Clock Source

The ILO is a very low power, 40-kHz oscillator, which is primarily used to generate clocks for the watchdog timer (WDT) and peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy.

#### Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the set timeout occurs. The watchdog reset is recorded in a Reset Cause register, which is firmware readable.

#### Reset

The PSoC 4000 can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset on the 24-pin package. An internal POR is provided on the 16-pin and 8-pin packages. The XRES pin has an internal pull-up resistor that is always enabled. Reset is Active Low.

#### Voltage Reference

The PSoC 4000 reference system generates all internally required references. A 1.2-V voltage reference is provided for the comparator. The IDACs are based on a  $\pm$ 5% reference.

**Table 1. Pin Descriptions** *(continued)*

28-Pin SSOP		24-Pin QFN		16-Pin QFN		16-Pin SOIC		8-Pin SOIC		TCPWM Signals	Alternate Functions
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name		
11	VSS										
12	No Connect (NC) <sup>[2]</sup>										
13	P1.7/MATCH/EXT_CLK	19	P1.7/MATCH/EXT_CLK	13	P1.7/MATCH/EXT_CLK	15	P1.7/MATCH/EXT_CLK			MATCH: Match Out	External Clock
14	P2.0	20	P2.0			16	P2.0				
15	VSS										
16	P3.0/SDA/SWD_IO	21	P3.0/SDA/SWD_IO	14	P3.0/SDA/SWD_IO	1	P3.0/SDA/SWD_IO	8	P3.0/SDA/SWD_IO		I2C Data, SWD I/O
17	P3.1/SCL/SWD_CLK	22	P3.1/SCL/SWD_CLK	15	P3.1/SCL/SWD_CLK	2	P3.1/SCL/SWD_CLK	1	P3.1/SCL/SWD_CLK		I2C Clock, SWD Clock
18	P3.2	23	P3.2	16	P3.2					OUT0:PWM OUT 0	
19	XRES	24	XRES								XRES: External Reset

**Descriptions of the Pin functions are as follows:**

**VDD:** Power supply for both analog and digital sections.

**VDDIO:** Where available, this pin provides a separate voltage domain (see the [Power](#) section for details).

**VSS:** Ground pin.

**VCCD:** Regulated digital supply (1.8 V ±5%).




Pins belonging to Ports 0, 1, and 2 can all be used as CSD sense or shield pins connected to AMUXBUS A or B. They can also be used as GPIO pins that can be driven by the firmware, in addition to their alternate functions listed in the [Table 1](#).

Pins on Port 3 can be used as GPIO, in addition to their alternate functions listed above.

The following packages are provided: 28-pin SSOP, 24-pin QFN, 16-pin QFN, 16-pin SOIC, and 8-pin SOIC.



**Note**

2. This pin is not to be used; it must be left floating.

**Figure 4. 28-Pin SSOP Pinout**

**Figure 5. 24-pin QFN Pinout**

**Figure 6. 16-Pin QFN Pinout**




**Table 2. 16-ball WLCSP Pin Descriptions and Diagram**

Pin	Name	TCPWM Signal	Alternate Functions	Pin Diagram
B4	P3.2	OUT0:PWMOUT0	—	<p>Bottom View</p>  <p>Top View</p> 
C3	P0.2/TRIN2	TRIN2:Trigger Input 2	—	
C4	P0.4/TRIN4/CMPO_0/ EXT_CLK	TRIN4:Trigger Input 4	CMPO_0: Sense Comp Out, Ext. Clock, CMOD Cap	
D4	VCCD	—	—	
D3	VDD	—	—	
D2	VSS	—	—	
C2	VDDIO	—	—	
D1	P0.6	—	—	
C1	P1.1/OUT0	OUT0:PWMOUT0	—	
B1	P1.2/SCL	—	I <sup>2</sup> C Clock	
A1	P1.3/SDA	—	I <sup>2</sup> C Data	
A2	P1.6/OVF0/UND0/nO UT0/CMPO_0	nOUT0:Complement of OUT0, UND0, OVF0	CMPO_0: Sense Comp Out, Internal Reset function <sup>[3]</sup>	
B2	P1.7/MATCH/ EXT_CLK	MATCH: Match Out	External Clock	
A3	P2.0	—	—	
B3	P3.0/SDA/SWD_IO	—	I <sup>2</sup> C Data, SWD I/O	
A4	P3.1/SCL/SWD_CLK	—	I <sup>2</sup> C Clock, SWD Clock	

**Note**

3. Must not have load to ground during POR (should be an output).



## Power

The following power system diagrams (Figure 9 and Figure 10) show the set of power supply pins as implemented for the PSoC 4000. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the  $V_{DD}$  input. There is a separate regulator for the Deep Sleep mode. The supply voltage range is either 1.8 V  $\pm$ 5% (externally regulated) or 1.8 V to 5.5 V (unregulated externally; regulated internally) with all functions and circuits operating over that range.

The  $V_{DDIO}$  pin, available in the 16-pin QFN package, provides a separate voltage domain for the following pins: P3.0, P3.1, and P3.2. P3.0 and P3.1 can be I<sup>2</sup>C pins and the chip can thus communicate with an I<sup>2</sup>C system, running at a different voltage (where  $V_{DDIO} \leq V_{DD}$ ). For example,  $V_{DD}$  can be 3.3 V and  $V_{DDIO}$  can be 1.8 V.

The PSoC 4000 family allows two distinct modes of power supply operation: Unregulated External Supply and Regulated External Supply.

### Unregulated External Supply


In this mode, the PSoC 4000 is powered by an external power supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of the PSoC 4000 supplies the internal logic and the  $V_{CCD}$  output of the PSoC 4000 must be bypassed to ground via an external capacitor (0.1  $\mu$ F; X5R ceramic or better).

Bypass capacitors must be used from  $V_{DD}$  to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- $\mu$ F range, in parallel with a smaller capacitor (0.1  $\mu$ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of a bypass scheme follows ( $V_{DDIO}$  is available on the 16-QFN package).

**Figure 9. 16-pin QFN Bypass Scheme Example - Unregulated External Supply**

Power supply connections when  $1.8 \leq V_{DD} \leq 5.5$  V




### Regulated External Supply

In this mode, the PSoC 4000 is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the  $V_{DD}$  and  $V_{CCD}$  pins are shorted together and bypassed. The internal regulator should be disabled in the firmware. Note that in this mode  $V_{DD}$  ( $V_{CCD}$ ) should never exceed 1.89 in any condition, including flash programming.

An example of a bypass scheme follows ( $V_{DDIO}$  is available on the 16-QFN package).

**Figure 10. 16-pin QFN Bypass Scheme Example - Regulated External Supply**

Power supply connections when  $1.71 \leq V_{DD} \leq 1.89$  V



## Development Support

The PSoC 4000 family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit [www.cypress.com/go/psoc4](http://www.cypress.com/go/psoc4) to find out more.

### Documentation

A suite of documentation supports the PSoC 4000 family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

**Software User Guide:** A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

**Component Datasheets:** The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

**Application Notes:** PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

**Technical Reference Manual:** The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at [www.cypress.com/psoc4](http://www.cypress.com/psoc4).

### Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

### Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4000 family is part of a development tool ecosystem. Visit us at [www.cypress.com/go/psoccreator](http://www.cypress.com/go/psoccreator) for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.

## Electrical Specifications

### Absolute Maximum Ratings

**Table 3. Absolute Maximum Ratings<sup>[4]</sup>**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID1	V <sub>DD_ABS</sub>	Digital supply relative to V <sub>SS</sub>	-0.5	—	6	V	
SID2	V <sub>CCD_ABS</sub>	Direct digital core voltage input relative to V <sub>SS</sub>	-0.5	—	1.95	V	
SID3	V <sub>GPIO_ABS</sub>	GPIO voltage	-0.5	—	V <sub>DD</sub> +0.5	V	
SID4	I <sub>GPIO_ABS</sub>	Maximum current per GPIO	-25	—	25	mA	
SID5	I <sub>GPIO_injection</sub>	GPIO injection current, Max for V <sub>IH</sub> > V <sub>DD</sub> , and Min for V <sub>IL</sub> < V <sub>SS</sub>	-0.5	—	0.5	mA	Current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2200	—	—	V	
BID45	ESD_CDM	Electrostatic discharge charged device model	500	—	—	V	
BID46	LU	Pin current for latch-up	-140	—	140	mA	

### Device Level Specifications

All specifications are valid for -40 °C ≤ T<sub>A</sub> ≤ 85 °C and T<sub>J</sub> ≤ 100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

**Table 4. DC Specifications**

Typical values measured at V<sub>DD</sub> = 3.3 V and 25 °C.

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID53	V <sub>DD</sub>	Power supply input voltage	1.8	—	5.5	V	With regulator enabled
SID255	V <sub>DD</sub>	Power supply input voltage (V <sub>CCD</sub> = V <sub>DD</sub> )	1.71	—	1.89	V	Internally unregulated supply
SID54	V <sub>DDIO</sub>	V <sub>DDIO</sub> domain supply	1.71	—	V <sub>DD</sub>	V	
SID55	C <sub>EFC</sub>	External regulator voltage bypass	—	0.1	—	μF	X5R ceramic or better
SID56	C <sub>EXC</sub>	Power supply bypass capacitor	—	1	—	μF	X5R ceramic or better
<b>Active Mode, V<sub>DD</sub> = 1.8 to 5.5 V</b>							
SID9	I <sub>DD5</sub>	Execute from flash; CPU at 6 MHz	—	2.0	2.85	mA	
SID12	I <sub>DD8</sub>	Execute from flash; CPU at 12 MHz	—	3.2	3.75	mA	
SID16	I <sub>DD11</sub>	Execute from flash; CPU at 16 MHz	—	4.0	4.5	mA	
<b>Sleep Mode, V<sub>DD</sub> = 1.71 to 5.5 V</b>							
SID25	I <sub>DD20</sub>	I <sup>2</sup> C wakeup, WDT on. 6 MHz	—	1.1	—	mA	
SID25A	I <sub>DD20A</sub>	I <sup>2</sup> C wakeup, WDT on. 12 MHz	—	1.4	—	mA	
<b>Deep Sleep Mode, V<sub>DD</sub> = 1.8 to 3.6 V (Regulator on)</b>							
SID31	I <sub>DD26</sub>	I <sup>2</sup> C wakeup and WDT on	—	2.5	8.2	μA	

#### Note

4. Usage above the absolute maximum conditions listed in Table 1 may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.

## XRES

**Table 8. XRES DC Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID77	$V_{IH}$	Input voltage high threshold	$0.7 \times V_{DD}$	–	–	V	CMOS Input
SID78	$V_{IL}$	Input voltage low threshold	–	–	$0.3 \times V_{DD}$	V	CMOS Input
SID79	$R_{PULLUP}$	Pull-up resistor	3.5	5.6	8.5	k $\Omega$	
SID80	$C_{IN}$	Input capacitance	–	3	7	pF	
SID81 <sup>[8]</sup>	$V_{HYSXRES}$	Input voltage hysteresis	–	$0.05 \times V_{DD}$	–	mV	Typical hysteresis is 200 mV for $V_{DD} > 4.5V$

**Table 9. XRES AC Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID83 <sup>[8]</sup>	$T_{RESETWIDTH}$	Reset pulse width	5	–	–	$\mu s$	
BID#194 <sup>[8]</sup>	$T_{RESETWAKE}$	Wake-up time from reset release	–	–	3	ms	

## Analog Peripherals

### Comparator

**Table 10. Comparator DC Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID330 <sup>[8]</sup>	$I_{CMP1}$	Block current, High Bandwidth mode	–	–	110	$\mu A$	
SID331 <sup>[8]</sup>	$I_{CMP2}$	Block current, Low Power mode	–	–	85	$\mu A$	
SID332 <sup>[8]</sup>	$V_{OFFSET1}$	Offset voltage, High Bandwidth mode	–	10	30	mV	
SID333 <sup>[8]</sup>	$V_{OFFSET2}$	Offset voltage, Low Power mode	–	10	30	mV	
SID334 <sup>[8]</sup>	$Z_{CMP}$	DC input impedance of comparator	35	–	–	M $\Omega$	
SID338 <sup>[8]</sup>	VINP_COMP	Comparator input range	0	–	3.6	V	Max input voltage is lower of 3.6 V or $V_{DD}$
SID339	VREF_COMP	Comparator internal voltage reference	1.188	1.2	1.212	V	

**Note**

8. Guaranteed by characterization.

**Table 11. Comparator AC Specifications (Guaranteed by Characterization)**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID336 <sup>[8]</sup>	T <sub>COMP1</sub>	Response Time High Bandwidth mode, 50-mV overdrive	–	–	90	ns	
SID337 <sup>[8]</sup>	T <sub>COMP2</sub>	Response Time Low Power mode, 50-mV overdrive	–	–	110	ns	

### CSD

**Table 12. CSD and IDAC Block Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
<b>CSD and IDAC Specifications</b>							
SYS.PER#3	VDD_RIPPLE	Max allowed ripple on power supply, DC to 10 MHz	–	–	±50	mV	VDD > 2V (with ripple), 25 °C T <sub>A</sub> , Sensitivity = 0.1 pF
SYS.PER#16	VDD_RIPPLE_1.8	Max allowed ripple on power supply, DC to 10 MHz	–	–	±25	mV	VDD > 1.75V (with ripple), 25 °C T <sub>A</sub> , Parasitic Capacitance (C <sub>P</sub> ) < 20 pF, Sensitivity ≥ 0.4 pF
SID.CSD#15	VREFHI	Reference Buffer Output	1.1	1.2	1.3	V	
SID.CSD#16	IDAC1IDD	IDAC1 (8-bits) block current	–	–	1125	µA	
SID.CSD#17	IDAC2IDD	IDAC2 (7-bits) block current	–	–	1125	µA	
SID308	V <sub>CSD</sub>	Voltage range of operation	1.71	–	5.5	V	1.8 V ±5% or 1.8 V to 5.5 V
SID308A	VCOMPIDAC	Voltage compliance range of IDAC	0.8	–	V <sub>DD</sub> – 0.8	V	
SID309	IDAC1 <sub>DNL</sub>	DNL for 8-bit resolution	–1	–	1	LSB	
SID310	IDAC1 <sub>INL</sub>	INL for 8-bit resolution	–3	–	3	LSB	
SID311	IDAC2 <sub>DNL</sub>	DNL for 7-bit resolution	–1	–	1	LSB	
SID312	IDAC2 <sub>INL</sub>	INL for 7-bit resolution	–3	–	3	LSB	
SID313	SNR	Ratio of counts of finger to noise. Guaranteed by characterization	5	–	–	Ratio	Capacitance range of 9 to 35 pF, 0.1 pF sensitivity
SID314	IDAC1 <sub>CRT1</sub>	Output current of IDAC1 (8 bits) in high range	–	612	–	µA	
SID314A	IDAC1 <sub>CRT2</sub>	Output current of IDAC1(8 bits) in low range	–	306	–	µA	
SID315	IDAC2 <sub>CRT1</sub>	Output current of IDAC2 (7 bits) in high range	–	304.8	–	µA	
SID315A	IDAC2 <sub>CRT2</sub>	Output current of IDAC2 (7 bits) in low range	–	152.4	–	µA	
SID320	IDAC <sub>OFFSET</sub>	All zeroes input	–	–	±1	LSB	
SID321	IDAC <sub>GAIN</sub>	Full-scale error less offset	–	–	±10	%	
SID322	IDAC <sub>MISMATCH</sub>	Mismatch between IDACs	–	–	7	LSB	
SID323	IDAC <sub>SET8</sub>	Settling time to 0.5 LSB for 8-bit IDAC	–	–	10	µs	Full-scale transition. No external load.
SID324	IDAC <sub>SET7</sub>	Settling time to 0.5 LSB for 7-bit IDAC	–	–	10	µs	Full-scale transition. No external load.
SID325	CMOD	External modulator capacitor.	–	2.2	–	nF	5-V rating, X7R or NP0 cap.




The Field Values are listed in the following table:

Field	Description	Values	Meaning
CY8C	Cypress prefix		
4	Architecture	4	PSoC 4
A	Family	0	4000 Family
B	CPU speed	1	16 MHz
		4	48 MHz
C	Flash capacity	3	8 KB
		4	16 KB
		5	32 KB
		6	64 KB
		7	128 KB
DE	Package code	SX	SOIC
		LQ	QFN
		PV	SSOP
		FN	WLCSP
F	Temperature range	I	Industrial
XYZ	Attributes code	000-999	Code of feature set in specific family




## Package Outline Drawings


**Figure 11. 28-Pin SSOP Package Outline**



**Figure 12. 24-pin QFN EPAD (Sawn) Package Outline**



### NOTES :

1.  HATCH IS SOLDERABLE EXPOSED METAL.
2. REFERENCE JEDEC # MO-248
3. PACKAGE WEIGHT : 29 ± 3 mg
4. ALL DIMENSIONS ARE IN MILLIMETERS


001-13937 \*F

### Note


15. Dimensions of the QFN package drawings are in millimeters.

The center pad on the QFN package should be connected to ground (VSS) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floating and not connected to any other signal.

**Figure 13. 16-pin QFN Package EPAD (Sawn)**




#### NOTES

1.  HATCH AREA IS SOLDERABLE EXPOSED PAD
2. REFERENCE JEDEC # MO-248
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web

001-87187 \*A


**Figure 14. 16-pin (150-mil) SOIC Package Outline**



#### NOTE:

1. DIMENSIONS IN INCHES[MM] **MAX.**
2. REFERENCE JEDEC MS-012
3. PACKAGE WEIGHT : refer to PMDD spec. 001-04308


PART #	
S16.15	STANDARD PKG.
SZ16.15	LEAD FREE PKG.



51-85068 \*E

#### Note

16. Dimensions of the QFN package drawings are in inches [millimeters].

**Figure 16. 16-Ball WLCSP 1.47 x 1.58 x 0.4 mm**


SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	-	-	0.42
A1	0.089	0.099	0.109
D	1.447	1.472	1.497
E	1.554	1.579	1.604
D1	1.05 BSC		
E1	1.05 BSC		
MD	4		
ME	4		
N	16		
Ø b	0.17	0.20	0.23
eD	0.35 BSC		
eE	0.35 BSC		
SD	0.18 BSC		
SE	0.18 BSC		

**NOTES:**

- ALL DIMENSIONS ARE IN MILLIMETERS.
- SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0. WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS.
- JEDEC SPECIFICATION NO. REF. : N/A.

002-18598 \*\*

## Acronyms

**Table 31. Acronyms Used in this Document**

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
AHB	AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
ARM®	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge

**Table 31. Acronyms Used in this Document** *(continued)*

Acronym	Description
ETM	embedded trace macrocell
FIR	finite impulse response, see also IIR
FPB	flash patch and breakpoint
FS	full-speed
GPIO	general-purpose input/output, applies to a PSoC pin
HVI	high-voltage interrupt, see also LVI, LVD
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
I <sup>2</sup> C, or IIC	Inter-Integrated Circuit, a communications protocol
IIR	infinite impulse response, see also FIR
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
I/O	input/output, see also GPIO, DIO, SIO, USBIO
IPOR	initial power-on reset
IPSR	interrupt program status register
IRQ	interrupt request
ITM	instrumentation trace macrocell
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol.
LR	link register
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVI	low-voltage interrupt, see also HVI
LVTTTL	low-voltage transistor-transistor logic
MAC	multiply-accumulate
MCU	microcontroller unit
MISO	master-in slave-out
NC	no connect
NMI	nonmaskable interrupt
NRZ	non-return-to-zero
NVIC	nested vectored interrupt controller
NVL	nonvolatile latch, see also WOL
opamp	operational amplifier
PAL	programmable array logic, see also PLD

## Revision History

Description Title: PSoC <sup>®</sup> 4: PSoC 4000 Family Datasheet Programmable System-on-Chip (PSoC <sup>®</sup> ) Document Number: 001-89638				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*B	4348760	WKA	05/16/2014	New PSoC 4000 datasheet.
*C	4514139	WKA	10/27/2014	Added 28-pin SSOP pin and package details. Updated $V_{REF}$ spec values. Updated conditions for SID174. Updated SID.CSD#15 values and description. Added spec SID339.
*D	4617283	WKA	01/09/2015	Corrected Development Kits information and PSoC Creator Example Project figure. Corrected typo in the ordering information table. Updated 28-pin SSOP package diagram.
*E	4735762	WKA	05/26/2015	Added 16-ball WLCSP pin and package details.
*F	5466193	WKA	10/07/2016	Updated <a href="#">Table 30</a> . Updated 8-pin SOIC package diagram. Updated the template.
*G	5685079	TSEN	04/05/2017	Updated 16-ball WLCSP package details.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

ARM® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
Microcontrollers	<a href="http://cypress.com/mcu">cypress.com/mcu</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Power Management ICs	<a href="http://cypress.com/pmic">cypress.com/pmic</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless Connectivity	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

### Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation, 2013-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.