

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	16MHz
Connectivity	l <sup>2</sup> C
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	5
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.154", 3.90mm Width)
Supplier Device Package	8-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4013sxi-400t

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Figure 2. Block Diagram

PSoC 4000 devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial-Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4000 devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4000 family provides a level of security not possible with multi-chip application solutions or with microcontrollers. It has the following advantages:

- Allows disabling of debug features
- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks

The debug circuits are enabled by default and can only be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, PSoC 4000, with device security enabled, may not be returned for failure analysis. This is a trade-off the PSoC 4000 allows the customer to make.



## Pinouts

All port pins support GPIO. Ports 0, 1, and 2 support CSD CapSense and analog multiplexed bus connections. TCPWM functions and Alternate Functions are multiplexed with port pins as follows for the five PSoC 4000 packages.

## Table 1. Pin Descriptions

	28-Pin SSOP		24-Pin QFN		16-Pin QFN		16-Pin SOIC		8-Pin SOIC		
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	TCPWM Signals	Alternate Functions
20	VSS										
21	P0.0/TRIN0	1	P0.0/TRIN0							TRIN0: Trigger Input 0	
22	P0.1/TRIN1/CMPO _0	2	P0.1/TRIN1/CMPO _0	1	P0.1/TRIN1/CMPO _0	3	P0.1/TRIN1/CMPO _0			TRIN1: Trigger Input 1	CMPO_0: Sense Comp Out
23	P0.2/TRIN2	3	P0.2/TRIN2	2	P0.2/TRIN2	4	P0.2/TRIN2			TRIN2: Trigger Input 2	
24	P0.3/TRIN3	4	P0.3/TRIN3							TRIN3: Trigger Input 3	
25	P0.4/TRIN4/CMPO _0/EXT_CLK	5	P0.4/TRIN4/CMPO _0/EXT_CLK	3	P0.4/TRIN4/CMPO _0/EXT_CLK	5	P0.4/TRIN4/CMPO _0/EXT_CLK	2	P0.4/TRIN4/CMPO _0/EXT_CLK	TRIN4: Trigger Input 4	CMPO_0: Sense Comp Out, External Clock, CMOD Cap
26	VCC	6	VCC	4	VCC	6	VCC	3	VCC		
27	VDD	7	VDD	6	VDD	7	VDD	4	VDD		
28	VSS	8	VSS	7	VSS	8	VSS	5	VSS		
1	P0.5	9	P0.5	5	VDDIO	9	P0.5				
2	P0.6	10	P0.6	8	P0.6	10	P0.6				
3	P0.7	11	P0.7								
4	P1.0	12	P1.0								
5	P1.1/OUT0	13	P1.1/OUT0	9	P1.1/OUT0	11	P1.1/OUT0	6	P1.1/OUT0	OUT0: PWM OUT 0	
6	P1.2/SCL	14	P1.2/SCL	10	P1.2/SCL	12	P1.2/SCL				I2C Clock
7	P1.3/SDA	15	P1.3/SDA	11	P1.3/SDA	13	P1.3/SDA				I2C Data
8	P1.4/UND0	16	P1.4/UND0							UND0: Underflow Out	
9	P1.5/OVF0	17	P1.5/OVF0							OVF0: Overflow Out	
10	P1.6/OVF0/UND0/n OUT0 /CMPO_0	18	P1.6/OVF0/UND0/n OUT0 /CMPO_0	12	P1.6/OVF0/UND0/n OUT0/CMPO_0	14	P1.6/OVF0/UND0/n OUT0/CMPO_0	7	P1.6/OVF0/UND0/n OUT0/CMPO_0	nOUT0: Complement of OUT0, UND0, OVF0 as above	CMPO_0: Sense Comp Out, Internal Reset function <sup>[1]</sup>

#### Note

1. Must not have load to ground during POR (should be an output).



Table 1.	Pin	Descriptions	(continued)
----------	-----	--------------	-------------

	28-Pin SSOP		24-Pin QFN		16-Pin QFN		16-Pin SOIC	8-Pin SOIC			
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	TCPWM Signals	Alternate Functions
11	VSS										
12	No Connect (NC) <sup>[2]</sup>										
13	P1.7/MATCH/EXT_ CLK	19	P1.7/MATCH/EXT_ CLK	13	P1.7/MATCH/EXT_ CLK	15	P1.7/MATCH/EXT_ CLK			MATCH: Match Out	External Clock
14	P2.0	20	P2.0			16	P2.0				
15	VSS										
16	P3.0/SDA/SWD_IO	21	P3.0/SDA/SWD_IO	14	P3.0/SDA/SWD_IO	1	P3.0/SDA/SWD_IO	8	P3.0/SDA/SWD_IO		I2C Data, SWD I/O
17	P3.1/SCL/SWD_CL K	22	P3.1/SCL/SWD_CL K	15	P3.1/SCL/SWD_CL K	2	P3.1/SCL/SWD_CL K	1	P3.1/SCL/SWD_CL K		I2C Clock, SWD Clock
18	P3.2	23	P3.2	16	P3.2					OUT0:PWM OUT 0	
19	XRES	24	XRES								XRES: External Reset

## Descriptions of the Pin functions are as follows:

**VDD**: Power supply for both analog and digital sections.

VDDIO: Where available, this pin provides a separate voltage domain (see the Power section for details).

VSS: Ground pin.

VCCD: Regulated digital supply (1.8 V ±5%).

Pins belonging to Ports 0, 1, and 2 can all be used as CSD sense or shield pins connected to AMUXBUS A or B. They can also be used as GPIO pins that can be driven by the firmware, in addition to their alternate functions listed in the Table 1.

Pins on Port 3 can be used as GPIO, in addition to their alternate functions listed above.

The following packages are provided: 28-pin SSOP, 24-pin QFN, 16-pin QFN, 16-pin SOIC, and 8-pin SOIC.

2. This pin is not to be used; it must be left floating.



## Figure 4. 28-Pin SSOP Pinout







#### Figure 6. 16-Pin QFN Pinout





Figure 7. 16-Pin SOIC Pinout









Pin	Name	TCPWM Signal	Alternate Functions	Pin Diagram
B4	P3.2	OUT0:PWMOUT0	-	Bottom View
C3	P0.2/TRIN2	TRIN2:Trigger Input 2	-	4 3 2 1
C4	P0.4/TRIN4/CMPO_0/ EXT_CLK	TRIN4: Trigger Input 4	CMPO_0: Sense Comp Out, Ext. Clock, CMOD Cap	A
D4	VCCD	-	-	
D3	VDD	-	-	
D2	VSS	-	-	
C2	VDDIO	-	-	
D1	P0.6	-	-	
C1	P1.1/OUT0	OUT0:PWMOUT0	-	
B1	P1.2/SCL	-	I <sup>2</sup> C Clock	
A1	P1.3/SDA	-	l <sup>2</sup> C Data	1 2 3 4
A2	P1.6/OVF0/UND0/nO UT0/CMPO_0	nOUT0:Complement of OUT0, UND0, OVF0	CMPO_0: Sense Comp Out, Internal Reset function <sup>[3]</sup>	
B2	P1.7/MATCH/ EXT_CLK	MATCH: Match Out	External Clock	c
A3	P2.0	_	-	
B3	P3.0/SDA/SWD_IO	-	I <sup>2</sup> C Data, SWD I/O	D
A4	P3.1/SCL/SWD_CLK	_	I <sup>2</sup> C Clock, SWD Clock	

## Table 2. 16-ball WLCSP Pin Descriptions and Diagram



## Power

The following power system diagrams (Figure 9 and Figure 10) show the set of power supply pins as implemented for the PSoC 4000. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the  $V_{DD}$  input. There is a separate regulator for the Deep Sleep mode. The supply voltage range is either 1.8 V ±5% (externally regulated) or 1.8 V to 5.5 V (unregulated externally; regulated internally) with all functions and circuits operating over that range.

The V<sub>DDIO</sub> pin, available in the 16-pin QFN package, provides a separate voltage domain for the following pins: P3.0, P3.1, and P3.2. P3.0 and P3.1 can be I<sup>2</sup>C pins and the chip can thus communicate with an I<sup>2</sup>C system, running at a different voltage (where V<sub>DDIO</sub>  $\leq$  V<sub>DD</sub>). For example, V<sub>DD</sub> can be 3.3 V and V<sub>DDIO</sub> can be 1.8 V.

The PSoC 4000 family allows two distinct modes of power supply operation: Unregulated External Supply and Regulated External Supply.

## **Unregulated External Supply**

In this mode, the PSoC 4000 is powered by an external power supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of the PSoC 4000 supplies the internal logic and the V<sub>CCD</sub> output of the PSoC 4000 must be bypassed to ground via an external capacitor (0.1  $\mu$ F; X5R ceramic or better).

Bypass capacitors must be used from V<sub>DD</sub> to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1-µF range, in parallel with a smaller capacitor (0.1 µF, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of a bypass scheme follows (V\_{DDIO} is available on the 16-QFN package).

# Figure 9. 16-pin QFN Bypass Scheme Example - Unregulated External Supply

Power supply connections when  $1.8 \leq V_{\text{DD}} \leq ~5.5\,\text{V}$ 



## **Regulated External Supply**

In this mode, the PSoC 4000 is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the  $V_{DD}$  and  $V_{CCD}$  pins are shorted together and bypassed. The internal regulator should be disabled in the firmware. Note that in this mode VDD (VCCD) should never exceed 1.89 in any condition, including flash programming.

An example of a bypass scheme follows ( $V_{\mbox{\scriptsize DDIO}}$  is available on the 16-QFN package).

# Figure 10. 16-pin QFN Bypass Scheme Example - Regulated External Supply

Power supply connections when  $1.71 \leq V_{\text{DD}} \leq 1.89 \; V$ 





## **Development Support**

The PSoC 4000 family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4 to find out more.

## Documentation

A suite of documentation supports the PSoC 4000 family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

**Software User Guide**: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

**Component Datasheets**: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

Application Notes: PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

**Technical Reference Manual**: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at www.cypress.com/psoc4.

## Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

## Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4000 family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



## Table 4. DC Specifications (continued)

Typical values measured at V\_DD = 3.3 V and 25  $^\circ\text{C}.$ 

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions			
Deep Sleep Mode, V <sub>DD</sub> = 3.6 to 5.5 V (Regulator on)										
SID34	I <sub>DD29</sub>	I <sup>2</sup> C wakeup and WDT on	-	2.5	12	μA				
Deep Sleep Mode, V <sub>DD</sub> = V <sub>CCD</sub> = 1.71 to 1.89 V (Regulator bypassed)										
SID37	I <sub>DD32</sub>	I <sup>2</sup> C wakeup and WDT on	-	2.5	9.2	μA				
XRES Current										
SID307	I <sub>DD_XR</sub>	Supply current while XRES asserted	_	2	5	mA				

## Table 5. AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID48	F <sub>CPU</sub>	CPU frequency	DC	Ι	16	MHz	$1.71 \leq V_{DD} \leq 5.5$
SID49 <sup>[5]</sup>	T <sub>SLEEP</sub>	Wakeup from Sleep mode	-	0	_	μs	
SID50 <sup>[5]</sup>	T <sub>DEEPSLEEP</sub>	Wakeup from Deep Sleep mode	-	35	_	μs	

GPIO

## Table 6. GPIO DC Specifications (referenced to $V_{DDIO}$ for 16-Pin QFN $V_{DDIO}$ pins)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID57	V <sub>IH</sub> <sup>[6]</sup>	Input voltage high threshold	$0.7 \times V_{DD}$	-	-	V	CMOS Input
SID58	V <sub>IL</sub>	Input voltage low threshold	-	-	$0.3 \times V_{DD}$	V	CMOS Input
SID241	V <sub>IH</sub> <sup>[6]</sup>	LVTTL input, V <sub>DD</sub> < 2.7 V	$0.7 \times V_{DD}$	-	-	V	
SID242	V <sub>IL</sub>	LVTTL input, V <sub>DD</sub> < 2.7 V	-	-	$0.3 \times V_{DD}$	V	
SID243	V <sub>IH</sub> <sup>[6]</sup>	LVTTL input, $V_{DD} \ge 2.7 V$	2.0	-	-	V	
SID244	V <sub>IL</sub>	LVTTL input, $V_{DD} \ge 2.7 V$	-	-	0.8	V	
SID59	V <sub>OH</sub>	Output voltage high level	V <sub>DD</sub> –0.6	_	-	V	I <sub>OH</sub> = 4 mA at 3 V V <sub>DD</sub>
SID60	V <sub>OH</sub>	Output voltage high level	V <sub>DD</sub> –0.5	-	-	V	I <sub>OH</sub> = 1 mA at 1.8 V V <sub>DD</sub>
SID61	V <sub>OL</sub>	Output voltage low level	_	-	0.6	V	I <sub>OL</sub> = 4 mA at 1.8 V V <sub>DD</sub>
SID62	V <sub>OL</sub>	Output voltage low level	_	Ι	0.6	V	I <sub>OL</sub> = 10 mA at 3 V V <sub>DD</sub>
SID62A	V <sub>OL</sub>	Output voltage low level	-	-	0.4	V	I <sub>OL</sub> = 3 mA at 3 V V <sub>DD</sub>
SID63	R <sub>PULLUP</sub>	Pull-up resistor	3.5	5.6	8.5	kΩ	
SID64	R <sub>PULLDOWN</sub>	Pull-down resistor	3.5	5.6	8.5	kΩ	
SID65	IIL	Input leakage current (absolute value)	-	-	2	nA	25 °C, V <sub>DD</sub> = 3.0 V
SID66	C <sub>IN</sub>	Input capacitance	-	3	7	pF	

#### Notes

Guaranteed by characterization.
 V<sub>IH</sub> must not exceed V<sub>DD</sub> + 0.2 V.



## XRES

## Table 8. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID77	V <sub>IH</sub>	Input voltage high threshold	0.7 × V <sub>DD</sub>	-	-	V	CMOS Input
SID78	V <sub>IL</sub>	Input voltage low threshold	-	-	0.3 × V <sub>DD</sub>	V	CMOS Input
SID79	R <sub>PULLUP</sub>	Pull-up resistor	3.5	5.6	8.5	kΩ	
SID80	C <sub>IN</sub>	Input capacitance	-	3	7	pF	
SID81 <sup>[8]</sup>	V <sub>HYSXRES</sub>	Input voltage hysteresis	-	0.05* V <sub>DD</sub>	-	mV	Typical hysteresis is 200 mV for V <sub>DD</sub> > 4.5V

## Table 9. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID83 <sup>[8]</sup>	TRESETWIDTH	Reset pulse width	5	-	-	μs	
BID#194 <sup>[8]</sup>	TRESETWAKE	Wake-up time from reset release	-	-	3	ms	

## Analog Peripherals

Comparator

## Table 10. Comparator DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID330 <sup>[8]</sup>	I <sub>CMP1</sub>	Block current, High Bandwidth mode	-	-	110	μA	
SID331 <sup>[8]</sup>	I <sub>CMP2</sub>	Block current, Low Power mode	-	-	85	μA	
SID332 <sup>[8]</sup>	V <sub>OFFSET1</sub>	Offset voltage, High Bandwidth mode	-	10	30	mV	
SID333 <sup>[8]</sup>	V <sub>OFFSET2</sub>	Offset voltage, Low Power mode	-	10	30	mV	
SID334 <sup>[8]</sup>	Z <sub>CMP</sub>	DC input impedance of comparator	35	-	-	MΩ	
SID338 <sup>[8]</sup>	VINP_COMP	Comparator input range	0	-	3.6	V	Max input voltage is lower of 3.6 V or V <sub>DD</sub>
SID339	VREF_COMP	Comparator internal voltage reference	1.188	1.2	1.212	V	



## Table 11. Comparator AC Specifications (Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID336 <sup>[8]</sup>	T <sub>COMP1</sub>	Response Time High Bandwidth mode, 50-mV overdrive	-	-	90	ns	
SID337 <sup>[8]</sup>	T <sub>COMP2</sub>	Response Time Low Power mode, 50-mV overdrive	_	-	110	ns	

## CSD

## Table 12. CSD and IDAC Block Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
CSD and IDAC	C Specifications	1					
SYS.PER#3	VDD_RIPPLE	Max allowed ripple on power supply, DC to 10 MHz	-	-	±50	mV	VDD > 2V (with ripple), 25 °C T <sub>A</sub> , Sensitivity = 0.1 pF
SYS.PER#16	VDD_RIPPLE_1.8	Max allowed ripple on power supply, DC to 10 MHz	_	_	±25	mV	VDD > 1.75V (with ripple), 25 C T <sub>A</sub> , Parasitic Capaci- tance (C <sub>P</sub> ) < 20 pF, Sensi- tivity $\ge$ 0.4 pF
SID.CSD#15	VREFHI	Reference Buffer Output	1.1	1.2	1.3	V	
SID.CSD#16	IDAC1IDD	IDAC1 (8-bits) block current	-	-	1125	μA	
SID.CSD#17	IDAC2IDD	IDAC2 (7-bits) block current	-	-	1125	μA	
SID308	V <sub>CSD</sub>	Voltage range of operation	1.71	-	5.5	V	1.8 V ±5% or 1.8 V to 5.5 V
SID308A	VCOMPIDAC	Voltage compliance range of IDAC	0.8	-	V <sub>DD</sub> –0.8	V	
SID309	IDAC1 <sub>DNL</sub>	DNL for 8-bit resolution	-1	-	1	LSB	
SID310	IDAC1 <sub>INL</sub>	INL for 8-bit resolution	-3	-	3	LSB	
SID311	IDAC2 <sub>DNL</sub>	DNL for 7-bit resolution	-1	-	1	LSB	
SID312	IDAC2 <sub>INL</sub>	INL for 7-bit resolution	-3	-	3	LSB	
SID313	SNR	Ratio of counts of finger to noise. Guaranteed by characterization	5	-	-	Ratio	Capacitance range of 9 to 35 pF, 0.1 pF sensitivity
SID314	IDAC1 <sub>CRT1</sub>	Output current of IDAC1 (8 bits) in high range	_	612	-	μA	
SID314A	IDAC1 <sub>CRT2</sub>	Output current of IDAC1(8 bits) in low range	-	306	-	μA	
SID315	IDAC2 <sub>CRT1</sub>	Output current of IDAC2 (7 bits) in high range	-	304.8	-	μA	
SID315A	IDAC2 <sub>CRT2</sub>	Output current of IDAC2 (7 bits) in low range	-	152.4	-	μA	
SID320	IDAC <sub>OFFSET</sub>	All zeroes input	-	-	±1	LSB	
SID321	IDAC <sub>GAIN</sub>	Full-scale error less offset	-	_	±10	%	
SID322	IDAC <sub>MISMATCH</sub>	Mismatch between IDACs	-	-	7	LSB	
SID323	IDAC <sub>SET8</sub>	Settling time to 0.5 LSB for 8-bit IDAC	-	-	10	μs	Full-scale transition. No external load.
SID324	IDAC <sub>SET7</sub>	Settling time to 0.5 LSB for 7-bit IDAC	-	-	10	μs	Full-scale transition. No external load.
SID325	CMOD	External modulator capacitor.	-	2.2	-	nF	5-V rating, X7R or NP0 cap.



## **Digital Peripherals**

Timer Counter Pulse-Width Modulator (TCPWM)

## Table 13. TCPWM Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	<b>Details/Conditions</b>
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	_	_	45	μA	All modes (TCPWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 8 MHz	-	-	145	μA	All modes (TCPWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 16 MHz	_	-	160	μA	All modes (TCPWM)
SID.TCPWM.3	TCPWM <sub>FREQ</sub>	Operating frequency	_	_	Fc	MHz	Fc max = CLK_SYS. Maximum = 16 MHz
SID.TCPWM.4	TPWM <sub>ENEXT</sub>	Input trigger pulse width	2/Fc	-	-	ns	For all trigger events <sup>[9]</sup>
SID.TCPWM.5	TPWM <sub>EXT</sub>	Output trigger pulse widths	2/Fc	-	_	ns	Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	TC <sub>RES</sub>	Resolution of counter	1/Fc	-	_	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM <sub>RES</sub>	PWM resolution	1/Fc	-	-	ns	Minimum pulse width of PWM Output
SID.TCPWM.5C	Q <sub>RES</sub>	Quadrature inputs resolution	1/Fc	_	_	ns	Minimum pulse width between Quadrature phase inputs.

## βĈ

## Table 14. Fixed I<sup>2</sup>C DC Specifications<sup>[10]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID149	I <sub>I2C1</sub>	Block current consumption at 100 kHz	-	-	25	μA	
SID150	I <sub>I2C2</sub>	Block current consumption at 400 kHz	-	-	135	μA	
SID.PWR#5	ISBI2C	I <sup>2</sup> C enabled in Deep Sleep mode	-	-	2.5	μA	

## Table 15. Fixed I<sup>2</sup>C AC Specifications<sup>[10]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	<b>Details/Conditions</b>
SID153	F <sub>I2C1</sub>	Bit rate	-	-	400	Kbps	

Note 9. Trigger events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected. 10. Guaranteed by characterization.



## Memory

## Table 16. Flash DC Specifications

Spec ID	Parameter	Description	Description Min		Max	Units	Details/Conditions
SID173	V <sub>PE</sub>	Erase and program voltage	1.71	_	5.5	V	

## Table 17. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID174	T <sub>ROWWRITE</sub> <sup>[11]</sup>	Row (block) write time (erase and program)	_	_	20	ms	Row (block) = 64 bytes
SID175	T <sub>ROWERASE</sub> <sup>[11]</sup>	Row erase time	-	_	13	ms	
SID176	T <sub>ROWPROGRAM</sub> <sup>[11]</sup>	Row program time after erase	-	-	7	ms	
SID178	T <sub>BULKERASE</sub> <sup>[11]</sup>	Bulk erase time (16 KB)	-	-	15	ms	
SID180 <sup>[12]</sup>	T <sub>DEVPROG</sub> <sup>[11]</sup>	Total device program time	-	-	7.5	seconds	
SID181 <sup>[12]</sup>	F <sub>END</sub>	Flash endurance	100 K	-	-	cycles	
SID182 <sup>[12]</sup>	F <sub>RET</sub>	Flash retention. $T_A \le 55 \degree$ C, 100 K P/E cycles	20	-	-	years	
SID182A <sup>[12]</sup>		Flash retention. $T_A \le 85 \text{ °C}$ , 10 K P/E cycles	10	-	_	years	

## System Resources

Power-on Reset (POR)

## Table 18. Power On Reset (PRES)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.CLK#6	SR_POWER_UP	Power supply slew rate	1	-	67	V/ms	At power-up
SID185 <sup>[12]</sup>	V <sub>RISEIPOR</sub>	Rising trip voltage	0.80	-	1.5	V	
SID186 <sup>[12]</sup>	V <sub>FALLIPOR</sub>	Falling trip voltage	0.70	_	1.4	V	

## Table 19. Brown-out Detect (BOD) for V<sub>CCD</sub>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190 <sup>[12]</sup>	V <sub>FALLPPOR</sub>	BOD trip voltage in active and sleep modes	1.48	-	1.62	V	
SID192 <sup>[12]</sup>	V <sub>FALLDPSLP</sub>	BOD trip voltage in Deep Sleep	1.11	-	1.5	V	

Notes 11. It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



## **Ordering Information**

The PSoC 4000 part numbers and features are listed in the following table. All package types are available in Tape and Reel.

Feature									Pac	kage						
Category	MPN	Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	CapSense	7-bit IDAC	8-bit IDAC	Comparators	TCPWM Blocks	12C	16 -WLCSP	8-SOIC	16-SOIC	16-QFN	24-QFN	28-SSOP
~	CY8C4013SXI-400	16	8	2	-	-	-	-	1	1	-	~	-	-	-	Ι
401:	CY8C4013SXI-410	16	8	2	-	1	1	1	1	1	-	~	-	Ι	Ι	-
Y8C	CY8C4013SXI-411	16	8	2	-	1	1	1	1	1	-	-	~	Ι	Ι	-
ပ	CY8C4013LQI-411	16	8	2	-	1	1	1	1	1	-	-	-	~	-	-
	CY8C4014SXI-420	16	16	2	~	1	1	1	1	1	-	~	-	-	-	-
	CY8C4014SXI-411	16	16	2	-	1	1	1	1	1	-	-	~	-	-	-
	CY8C4014SXI-421	16	16	2	~	1	1	1	1	1	-	-	~	-	-	-
14	CY8C4014LQI-421	16	16	2	~	1	1	1	1	1	-	-	-	~	-	-
3C40	CY8C4014LQI-412	16	16	2	-	1	1	1	1	1	-	-	-	-	~	-
СX	CY8C4014LQI-422	16	16	2	~	1	1	1	1	1	-	-	-	-	~	-
	CY8C4014PVI-412	16	16	2	-	1	1	1	1	1	-	-	-	-	-	~
	CY8C4014PVI-422	16	16	2	~	1	1	1	1	1	-	-	-	-	-	~
	CY8C4014FNI-421	16	16	2	~	1	1	1	1	1	~	-	-	-	-	-
her	CY8C4014LQI-SLT1	16	16	2	~	1	1	1	1	1	-	-	-	~	-	-
Ğ	CY8C4014LQI-SLT2	16	16	2	~	1	1	1	1	1	-	-	-	-	~	-

## **Part Numbering Conventions**

Exam

PSoC 4 devices follow the part numbering convention described in the following table. All fields are single-character alphanumeric (0, 1, 2, ..., 9, A,B, ..., Z) unless stated otherwise.

The part numbers are of the form CY8C4ABCDEF-XYZ where the fields are defined as follows.

ples		<u>CY8C</u>	<u>4</u> <u>A</u>	B	<b>c</b> ⊤	D	E	F	-	x	x	x
	Cypress Prefix											
4: PSoC4	Architecture											
0 : 4000 Family	Family Group within Architecture											
1 : 16 MHz	Speed Grade											
4 : 16 KB	Flash Capacity											
PV:SSOP SX:SOIC LQ:QFN FN:WLCSP	Package Code											
I : Industrial	Temperature Range											
	Peripheral Set											



## Packaging

## Table 27. Package List

Spec ID#	Package	Description
BID#47A	28-Pin SSOP	28-pin 5 × 10 × 1.65mm SSOP with 0.65-mm pitch
BID#26	24-Pin QFN	24-pin 4 × 4 × 0.6 mm QFN with 0.5-mm pitch
BID#33	16-Pin QFN	16-pin 3 × 3 × 0.6 mm QFN with 0.5-mm pitch
BID#40	16-Pin SOIC	16-pin (150 Mil) SOIC
BID#47	8-Pin SOIC	8-pin (150 Mil) SOIC
BID#147A	16-Ball WLCSP	16-Ball 1.47 × 1.58 × 0.4 mm

## Table 28. Package Characteristics

Parameter	Description	Conditions	Min	Тур	Max	Units
T <sub>A</sub>	Operating ambient temperature		-40	25	85	°C
TJ	Operating junction temperature		-40	-	100	°C
T <sub>JA</sub>	Package θ <sub>JA</sub> (28-pin SSOP)		-	66.6	-	°C/Watt
T <sub>JC</sub>	Package θ <sub>JC</sub> (28-pin SSOP)		-	34	-	°C/Watt
T <sub>JA</sub>	Package θ <sub>JA</sub> (24-pin QFN)		-	38	-	°C/Watt
T <sub>JC</sub>	Package $\theta_{JC}$ (24-pin QFN)		-	5.6	-	°C/Watt
T <sub>JA</sub>	Package θ <sub>JA</sub> (16-pin QFN)		-	49.6	-	°C/Watt
T <sub>JC</sub>	Package θ <sub>JC</sub> (16-pin QFN)		-	5.9	-	°C/Watt
T <sub>JA</sub>	Package θ <sub>JA</sub> (16-pin SOIC)		-	142	-	°C/Watt
T <sub>JC</sub>	Package θ <sub>JC</sub> (16-pin SOIC)		-	49.8	-	°C/Watt
T <sub>JA</sub>	Package $\theta_{JA}$ (16-ball WLCSP)		-	90	-	°C/Watt
T <sub>JC</sub>	Package $\theta_{JC}$ (16-ball WLCSP)		-	0.9	-	°C/Watt
T <sub>JA</sub>	Package θ <sub>JA</sub> (8-pin SOIC)		-	198	-	°C/Watt
T <sub>JC</sub>	Package θ <sub>JC</sub> (8-pin SOIC)		-	56.9	-	°C/Watt

## Table 29. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
All	260 °C	30 seconds

## Table 30. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-020

Package	MSL
All except WLCSP	MSL 3
16-ball WLCSP	MSL1



The center pad on the QFN package should be connected to ground (VSS) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floating and not connected to any other signal.



#### NOTES

- 1. HATCH AREA IS SOLDERABLE EXPOSED PAD
- 2. REFERENCE JEDEC # MO-248

8

E

9

BSC

- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web

PIN 1 ID 1 NOTE: 1. DIMENSIONS IN INCHESEMM ] MANK.  $\oplus$ 2. REFERENCE JEDEC MS-012 0.150[3.810] 0.157[3.987] 3. PACKAGE WEIGHT : refer to PMDD spec. 001-04308 0.230[5.842] 0.244[6.197] PART # H S16.15 STANDARD PKG. E SZ16.15 LEAD FREE PKG. 16 0.010[0.254] X 45\* 0.386[9.804] SEATING PLANE 0.393[9.982] 0.061[1.549] 0.068[1.727] 0.004[0.102] 0.050[1.270] 0.0075[0.190] 0.016[0.406] 0°~8° 0.0098[0.249] 0.035[0.889] 0.0138[0.350] 0.004[0.102] 51-85068 \*E

## Figure 14. 16-pin (150-mil) SOIC Package Outline

#### Note

16. Dimensions of the QFN package drawings are in inches [millimeters].

0.0192[0.487]

0.0098[0.249]

001-87187 \*A



4

5

1

8

PIN 1 ID

0.150[3.810] 0.157[3.987]

> 0.230[5.842] 0.244[6.197]

## Figure 15. 8-pin (150-mil) SOIC Package Outline

- 1. DIMENSIONS IN INCHES[MM] MIN. MAX.
- 2. PIN 1 ID IS OPTIONAL, ROUND ON SINGLE LEADFRAME RECTANGULAR ON MATRIX LEADFRAME
- 3. REFERENCE JEDEC MS-012
- 4. PACKAGE WEIGHT 0.07gms

	PART #
S08.15	STANDARD PKG
SZ08.15	LEAD FREE PKG
SW8.15	LEAD FREE PKG





## Figure 16. 16-Ball WLCSP 1.47 × 1.58 × 0.4 mm



0/4/001	DIMENSIONS		
SYMBOL	MIN.	NOM.	MAX.
A	-	-	0.42
A1	0.089	0.099	0.109
D	1.447	1.472	1.497
E	1.554	1.579	1.604
D1	1.05 BSC		
E1	1.05 BSC		
MD	4		
ME	4		
N	16		
ØÞ	0.17	0.20	0.23
eD	0.35 BSC		
eE	0.35 BSC		
SD	0.18 BSC		
SE	0.18 BSC		

#### NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- 4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- AIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- \*SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0.
  - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- 8. \*\*\* INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS.
- 9. JEDEC SPECIFICATION NO. REF. : N/A.

002-18598 \*\*



Acronym	Description	
PC	program counter	
PCB	printed circuit board	
PGA	programmable gain amplifier	
PHUB	peripheral hub	
PHY	physical layer	
PICU	port interrupt control unit	
PLA	programmable logic array	
PLD	programmable logic device, see also PAL	
PLL	phase-locked loop	
PMDD	package material declaration data sheet	
POR	power-on reset	
PRES	precise power-on reset	
PRS	pseudo random sequence	
PS	port read data register	
PSoC®	Programmable System-on-Chip™	
PSRR	power supply rejection ratio	
PWM	pulse-width modulator	
RAM	random-access memory	
RISC	reduced-instruction-set computing	
RMS	root-mean-square	
RTC	real-time clock	
RTL	register transfer language	
RTR	remote transmission request	
RX	receive	
SAR	successive approximation register	
SC/CT	switched capacitor/continuous time	
SCL	I <sup>2</sup> C serial clock	
SDA	I <sup>2</sup> C serial data	
S/H	sample and hold	
SINAD	signal to noise and distortion ratio	
SIO	special input/output, GPIO with advanced features. See GPIO.	
SOC	start of conversion	
SOF	start of frame	
SPI	Serial Peripheral Interface, a communications protocol	
SR	slew rate	
SRAM	static random access memory	
SRES	software reset	
SWD	serial wire debug, a test protocol	

## Table 31. Acronyms Used in this Document (continued)

#### Acronym Description SWV single-wire viewer TD transaction descriptor, see also DMA THD total harmonic distortion TIA transimpedance amplifier TRM technical reference manual TTL transistor-transistor logic ΤХ transmit UART Universal Asynchronous Transmitter Receiver, a communications protocol UDB universal digital block USB Universal Serial Bus USBIO USB input/output, PSoC pins used to connect to a USB port VDAC voltage DAC, see also DAC, IDAC WDT watchdog timer WOL write once latch, see also NVL WRES watchdog timer reset XRES external reset I/O pin XTAL crystal

## Table 31. Acronyms Used in this Document (continued)



## **Document Conventions**

## Units of Measure

## Table 32. Units of Measure

Symbol	Unit of Measure	
°C	degrees Celsius	
dB	decibel	
fF	femto farad	
Hz	hertz	
KB	1024 bytes	
kbps	kilobits per second	
Khr	kilohour	
kHz	kilohertz	
kΩ	kilo ohm	
ksps	kilosamples per second	
LSB	least significant bit	
Mbps	megabits per second	
MHz	megahertz	
MΩ	mega-ohm	
Msps	megasamples per second	
μA	microampere	
μF	microfarad	
μH	microhenry	
μs	microsecond	
μV	microvolt	
μW	microwatt	
mA	milliampere	
ms	millisecond	
mV	millivolt	
nA	nanoampere	
ns	nanosecond	
nV	nanovolt	
Ω	ohm	
pF	picofarad	
ppm	parts per million	
ps	picosecond	
s	second	
sps	samples per second	
sqrtHz	square root of hertz	
V	volt	