

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	16MHz
Connectivity	I ² C
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	13
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	D/A 1x7b, 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-SOIC (0.154", 3.90mm Width)
Supplier Device Package	16-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4014sxi-411






Figure 2. Block Diagram

PSoC 4000 devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial-Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4000 devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4000 family provides a level of security not possible with multi-chip application solutions or with microcontrollers. It has the following advantages:

- Allows disabling of debug features
- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks

The debug circuits are enabled by default and can only be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, PSoC 4000, with device security enabled, may not be returned for failure analysis. This is a trade-off the PSoC 4000 allows the customer to make.

Document Number: 001-89638 Rev. *G Page 4 of 34



Analog Blocks

Low-power Comparators

The PSoC 4000 has a low-power comparator, which uses the built-in voltage reference. Any one of up to 16 pins can be used as a comparator input and the output of the comparator can be brought out to a pin. The selected comparator input is connected to the minus input of the comparator with the plus input always connected to the 1.2-V voltage reference. This comparator is also used for CapSense purposes and is not available during CapSense operation.

Current DACs

The PSoC 4000 has two IDACs, which can drive any of up to 16 pins on the chip. These IDACs have programmable current ranges.

Analog Multiplexed Buses

The PSoC 4000 has two concentric independent buses that go around the periphery of the chip. These buses (called amux buses) are connected to firmware-programmable analog switches that allow the chip's internal resources (IDACs, comparator) to connect to any pin on Ports 0, 1, and 2.

Fixed Function Digital

Timer/Counter/PWM (TCPWM) Block

The TCPWM block consists of a 16-bit counter with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register that is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals that are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as dead-band programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an over-current state is indicated and the PWM driving the FETs needs to be shut off immediately with no time for software intervention.

Serial Communication Block (SCB)

The PSoC 4000 has a serial communication block, which implements a multi-master I²C interface.

I²C Mode: The hardware I²C block implements a full multi-master and slave interface (it is capable of multi-master arbitration). This block is capable of operating at speeds of up to 400 kbps (Fast Mode) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EZI2C that creates a mailbox address range in the memory of the PSoC 4000 and effectively reduces I²C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time.

The I^2C peripheral is compatible with the I^2C Standard-mode and Fast-mode devices as defined in the NXP I^2C -bus specification and user manual (UM10204). The I^2C bus I/O is implemented with GPIO in open-drain modes.

The PSoC 4000 is not completely compliant with the I²C spec in the following respect:

- GPIO cells are not overvoltage tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I²C system.
- Fast-mode minimum fall time is not met in Fast Strong mode; Slow Strong mode can help meet this spec depending on the Bus Load.

GPIO

The PSoC 4000 has up to 20 GPIOs. The GPIO block implements the following:

- Eight drive modes:
 - ☐ Analog input mode (input and output buffers disabled)
 - □ Input only
 - Weak pull-up with strong pull-down
 - ☐ Strong pull-up with weak pull-down
 - □ Open drain with strong pull-down
 - □ Open drain with strong pull-up
 - □ Strong pull-up with strong pull-down
 - ☐ Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL).
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes
- Selectable slew rates for dV/dt related noise control to improve FMI

The pins are organized in logical entities called ports, which are 8-bit in width (less for Ports 2 and 3). During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves. Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (4 for PSoC 4000).

The 28-pin and 24-pin packages have 20 GPIOs. The 16-pin SOIC has 13 GPIOs. The 16-pin QFN and the 16-ball WLCSP have 12 GPIOs. The 8-pin SOIC has 5 GPIOs.

Special Function Peripherals

CapSense

CapSense is supported in the PSoC 4000 through a CSD block that can be connected to up to 16 pins through an analog mux bus via an analog switch (pins on Port 3 are not available for CapSense purposes). CapSense function can thus be provided on any available pin or group of pins in a system under software control. A PSoC Creator component is provided for the CapSense block to make it easy for the user.

Shield voltage can be driven on another mux bus to provide water-tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input. Proximity sensing can also be implemented.

The CapSense block has two IDACs, which can be used for general purposes if CapSense is not being used (both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available).



Pinouts

All port pins support GPIO. Ports 0, 1, and 2 support CSD CapSense and analog multiplexed bus connections. TCPWM functions and Alternate Functions are multiplexed with port pins as follows for the five PSoC 4000 packages.

Table 1. Pin Descriptions

	28-Pin SSOP		24-Pin QFN		16-Pin QFN		16-Pin SOIC		8-Pin SOIC		
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	TCPWM Signals	Alternate Functions
20	VSS										
21	P0.0/TRIN0	1	P0.0/TRIN0							TRIN0: Trigger Input 0	
22	P0.1/TRIN1/CMPO _0	2	P0.1/TRIN1/CMPO _0	1	P0.1/TRIN1/CMPO _0	3	P0.1/TRIN1/CMPO _0			TRIN1: Trigger Input 1	CMPO_0: Sense Comp Out
23	P0.2/TRIN2	3	P0.2/TRIN2	2	P0.2/TRIN2	4	P0.2/TRIN2			TRIN2: Trigger Input 2	
24	P0.3/TRIN3	4	P0.3/TRIN3							TRIN3: Trigger Input 3	
25	P0.4/TRIN4/CMPO _0/EXT_CLK	5	P0.4/TRIN4/CMPO _0/EXT_CLK	3	P0.4/TRIN4/CMPO _0/EXT_CLK	5	P0.4/TRIN4/CMPO _0/EXT_CLK	2	P0.4/TRIN4/CMPO _0/EXT_CLK	TRIN4: Trigger Input 4	CMPO_0: Sense Comp Out, External Clock, CMOD Cap
26	VCC	6	VCC	4	VCC	6	VCC	3	VCC		
27	VDD	7	VDD	6	VDD	7	VDD	4	VDD		
28	VSS	8	VSS	7	VSS	8	VSS	5	VSS		
1	P0.5	9	P0.5	5	VDDIO	9	P0.5				
2	P0.6	10	P0.6	8	P0.6	10	P0.6				
3	P0.7	11	P0.7								
4	P1.0	12	P1.0								
5	P1.1/OUT0	13	P1.1/OUT0	9	P1.1/OUT0	11	P1.1/OUT0	6	P1.1/OUT0	OUT0: PWM OUT 0	
6	P1.2/SCL	14	P1.2/SCL	10	P1.2/SCL	12	P1.2/SCL				I2C Clock
7	P1.3/SDA	15	P1.3/SDA	11	P1.3/SDA	13	P1.3/SDA				I2C Data
8	P1.4/UND0	16	P1.4/UND0							UND0: Underflow Out	
9	P1.5/OVF0	17	P1.5/OVF0							OVF0: Overflow Out	
10	P1.6/OVF0/UND0/n OUT0 /CMPO_0	18	P1.6/OVF0/UND0/n OUT0 /CMPO_0	12	P1.6/OVF0/UND0/n OUT0/CMPO_0	14	P1.6/OVF0/UND0/n OUT0/CMPO_0	7	P1.6/OVF0/UND0/n OUT0/CMPO_0	nOUT0: Complement of OUT0, UND0, OVF0 as above	CMPO_0: Sense Comp Out, Internal Reset function ^[1]

Note

^{1.} Must not have load to ground during POR (should be an output).



Table 1. Pin Descriptions (continued)

	28-Pin SSOP		24-Pin QFN		16-Pin QFN		16-Pin SOIC		8-Pin SOIC		
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	TCPWM Signals	Alternate Functions
11	VSS										
12	No Connect (NC)[2]										
13	P1.7/MATCH/EXT_ CLK	19	P1.7/MATCH/EXT_ CLK	13	P1.7/MATCH/EXT_ CLK	15	P1.7/MATCH/EXT_ CLK			MATCH: Match Out	External Clock
14	P2.0	20	P2.0			16	P2.0				
15	VSS										
16	P3.0/SDA/SWD_IO	21	P3.0/SDA/SWD_IO	14	P3.0/SDA/SWD_IO	1	P3.0/SDA/SWD_IO	8	P3.0/SDA/SWD_IO		I2C Data, SWD I/O
17	P3.1/SCL/SWD_CL K	22	P3.1/SCL/SWD_CL K	15	P3.1/SCL/SWD_CL K	2	P3.1/SCL/SWD_CL K	1	P3.1/SCL/SWD_CL K		I2C Clock, SWD Clock
18	P3.2	23	P3.2	16	P3.2					OUT0:PWM OUT 0	
19	XRES	24	XRES								XRES: External Reset

Descriptions of the Pin functions are as follows:

VDD: Power supply for both analog and digital sections.

VDDIO: Where available, this pin provides a separate voltage domain (see the Power section for details).

VSS: Ground pin.

VCCD: Regulated digital supply (1.8 V ±5%).

Pins belonging to Ports 0, 1, and 2 can all be used as CSD sense or shield pins connected to AMUXBUS A or B. They can also be used as GPIO pins that can be driven by the firmware, in addition to their alternate functions listed in the Table 1.

Pins on Port 3 can be used as GPIO, in addition to their alternate functions listed above.

The following packages are provided: 28-pin SSOP, 24-pin QFN, 16-pin QFN, 16-pin SOIC, and 8-pin SOIC.

Note

2. This pin is not to be used; it must be left floating.



Figure 7. 16-Pin SOIC Pinout





Figure 8. 8-Pin SOIC Pinout





Development Support

The PSoC 4000 family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4 to find out more.

Documentation

A suite of documentation supports the PSoC 4000 family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

Software User Guide: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

Component Datasheets: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

Application Notes: PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

Technical Reference Manual: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at www.cypress.com/psoc4.

Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4000 family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



Table 6. GPIO DC Specifications (referenced to V_{DDIO} for 16-Pin QFN V_{DDIO} pins) (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID67 ^[7]	V _{HYSTTL}	Input hysteresis LVTTL	15	40	-	mV	$V_{DD} \ge 2.7 \text{ V}$
SID68 ^[7]	V _{HYSCMOS}	Input hysteresis CMOS	0.05 × V _{DD}	1	-	mV	V _{DD} < 4.5 V
SID68A ^[7]	V _{HYSCMOS5V5}	Input hysteresis CMOS	200	_	_	mV	V _{DD} > 4.5 V
SID69 ^[7]	I _{DIODE}	Current through protection diode to V_{DD}/V_{SS}	_	1	100	μΑ	
SID69A ^[7]	I _{TOT_GPIO}	Maximum total source or sink chip current	_	ı	85	mA	

Table 7. GPIO AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID70	T _{RISEF}	Rise time in fast strong mode	2	_	12	ns	3.3 V V _{DD} , Cload = 25 pF
SID71	T _{FALLF}	Fall time in fast strong mode	2	_	12	ns	3.3 V V _{DD} , Cload = 25 pF
SID72	T _{RISES}	Rise time in slow strong mode	10	_	60	_	3.3 V V _{DD} , Cload = 25 pF
SID73	T _{FALLS}	Fall time in slow strong mode	10	_	60	_	3.3 V V _{DD} , Cload = 25 pF
SID74	F _{GPIOUT1}	GPIO F_{OUT} ; 3.3 $V \le V_{DD} \le 5.5 V$. Fast strong mode.	-	_	16	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID75	F _{GPIOUT2}	GPIO F_{OUT} ; 1.71 $V \le V_{DD} \le 3.3 \text{ V}$. Fast strong mode.	_	_	16	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID76	F _{GPIOUT3}	GPIO F_{OUT} ; 3.3 $V \le V_{DD} \le 5.5 V$. Slow strong mode.	_	_	7	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID245	F _{GPIOUT4}	GPIO F_{OUT} ; 1.71 $V \le V_{DD} \le 3.3 V$. Slow strong mode.	-	_	3.5	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID246	F _{GPIOIN}	GPIO input operating frequency; 1.71 V \leq V _{DD} \leq 5.5 V	-	_	16	MHz	90/10% V _{IO}

Document Number: 001-89638 Rev. *G Page 16 of 34

Note
7. Guaranteed by characterization.



XRES

Table 8. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID77	V _{IH}	Input voltage high threshold	0.7 × V _{DD}	-	-	V	CMOS Input
SID78	V _{IL}	Input voltage low threshold	_	_	0.3 × V _{DD}	V	CMOS Input
SID79	R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	
SID80	C _{IN}	Input capacitance	_	3	7	pF	
SID81 ^[8]	V _{HYSXRES}	Input voltage hysteresis	_	0.05* V _{DD}	-	mV	Typical hysteresis is 200 mV for V _{DD} > 4.5V

Table 9. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID83 ^[8]	T _{RESETWIDTH}	Reset pulse width	5	_	_	μs	
BID#194 ^[8]	T _{RESETWAKE}	Wake-up time from reset release	_	_	3	ms	

Analog Peripherals

Comparator

Table 10. Comparator DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID330 ^[8]	I _{CMP1}	Block current, High Bandwidth mode	-	_	110	μA	
SID331 ^[8]	I _{CMP2}	Block current, Low Power mode	_	-	85	μΑ	
SID332 ^[8]	V _{OFFSET1}	Offset voltage, High Bandwidth mode	_	10	30	mV	
SID333 ^[8]	V _{OFFSET2}	Offset voltage, Low Power mode	-	10	30	mV	
SID334 ^[8]	Z _{CMP}	DC input impedance of comparator	35	-	_	МΩ	
SID338 ^[8]	VINP_COMP	Comparator input range	0	_	3.6	V	Max input voltage is lower of 3.6 V or V _{DD}
SID339	VREF_COMP	Comparator internal voltage reference	1.188	1.2	1.212	V	

Note8. Guaranteed by characterization.



Digital Peripherals

Timer Counter Pulse-Width Modulator (TCPWM)

Table 13. TCPWM Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	-	_	45	μΑ	All modes (TCPWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 8 MHz	_	-	145	μA	All modes (TCPWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 16 MHz	_	-	160	μΑ	All modes (TCPWM)
SID.TCPWM.3	TCPWM _{FREQ}	Operating frequency	_	_	Fc	MHz	Fc max = CLK_SYS. Maximum = 16 MHz
SID.TCPWM.4	TPWM _{ENEXT}	Input trigger pulse width	2/Fc	-	1	ns	For all trigger events ^[9]
SID.TCPWM.5	TPWM _{EXT}	Output trigger pulse widths	2/Fc	-	-	ns	Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	TC _{RES}	Resolution of counter	1/Fc	-	_	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM _{RES}	PWM resolution	1/Fc	-	_	ns	Minimum pulse width of PWM Output
SID.TCPWM.5C	Q _{RES}	Quadrature inputs resolution	1/Fc	_	_	ns	Minimum pulse width between Quadrature phase inputs.

P_C

Table 14. Fixed I²C DC Specifications^[10]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID149	I _{I2C1}	Block current consumption at 100 kHz	_	-	25	μA	
SID150	I _{I2C2}	Block current consumption at 400 kHz	_	_	135	μΑ	
SID.PWR#5	ISBI2C	I ² C enabled in Deep Sleep mode	_	_	2.5	μA	

Table 15. Fixed I²C AC Specifications^[10]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID153	F _{I2C1}	Bit rate	-	-	400	Kbps	

Note
9. Trigger events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected.
10. Guaranteed by characterization.



SWD Interface

Table 20. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID213	F_SWDCLK1	$3.3~V \leq V_{DD} \leq 5.5~V$	_	1	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID214	F_SWDCLK2	$1.71 \text{ V} \le \text{V}_{DD} \le 3.3 \text{ V}$	_	_	7		SWDCLK ≤ 1/3 CPU clock frequency
SID215 ^[13]	T_SWDI_SETUP	T = 1/f SWDCLK	0.25*T	_	_	ns	
SID216 ^[13]	T_SWDI_HOLD	T = 1/f SWDCLK	0.25*T	_	_	ns	
	T_SWDO_VALID		_	_	0.5*T	ns	
SID217A ^[13]	T_SWDO_HOLD	T = 1/f SWDCLK	1	1	-	ns	

Internal Main Oscillator

Table 21. IMO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID218	I _{IMO1}	IMO operating current at 48 MHz	-	1	250	μΑ	
SID219	I _{IMO2}	IMO operating current at 24 MHz	_	-	180	μΑ	

Table 22. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	F _{IMOTOL1}	Frequency variation at 24 and 32 MHz (trimmed)	_	_	±2	%	$2 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$, and $-25 \text{ °C} \le \text{T}_A \le 85 \text{ °C}$
SID223A	F _{IMOTOLVCCD}	Frequency variation at 24 and 32 MHz (trimmed)	_	_	±4	%	All other conditions
SID226	T _{STARTIMO}	IMO startup time	_	_	7	μs	
SID228	T _{JITRMSIMO2}	RMS jitter at 24 MHz	_	145	_	ps	

Internal Low-Speed Oscillator

Table 23. ILO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
	I ILO I	ILO operating current	_	0.3	1.05	μΑ	
SID233 ^[13]	I _{ILOLEAK}	ILO leakage current	_	2	15	nA	

Table 24. ILO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234 ^[13]	T _{STARTILO1}	ILO startup time	_	_	2	ms	
SID236 ^[13]	T _{ILODUTY}	ILO duty cycle	40	50	60	%	
SID237	F _{ILOTRIM1}	ILO frequency range	20	40	80	kHz	

Document Number: 001-89638 Rev. *G Page 21 of 34

Note 13. Guaranteed by characterization.



Table 25. External Clock Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
	<u>'</u>	External clock input frequency	0	-	16	MHz	
SID306 ^[14]	ExtClkDuty	Duty cycle; measured at V _{DD/2}	45	-	55	%	

Table 26. Block Specs

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID262 ^[14]	T _{CLKSWITCH}	System clock source switching time	3	-	4	Periods	

Note 14. Guaranteed by characterization.



Ordering Information


The PSoC 4000 part numbers and features are listed in the following table. All package types are available in Tape and Reel.

						Feature	•						Pac	kage		
Category	MPN	Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	CapSense	7-bit IDAC	8-bit IDAC	Comparators	TCPWM Blocks	12C	16 -WLCSP	8-SOIC	16-SOIC	16-QFN	24-QFN	28-SSOP
8	CY8C4013SXI-400	16	8	2	-	-	-	-	1	1	-	~	-	_	_	-
401	CY8C4013SXI-410	16	8	2	-	1	1	1	1	1	-	~	_	-	-	-
CY8C4013	CY8C4013SXI-411	16	8	2	_	1	1	1	1	1	_	1	~	-	1	_
S	CY8C4013LQI-411	16	8	2	_	1	1	1	1	1	_	ı	_	~	ı	_
	CY8C4014SXI-420	16	16	2	~	1	1	1	1	1	-	~	-	-	-	-
	CY8C4014SXI-411	16	16	2	-	1	1	1	1	1	-	-	~	_	-	-
	CY8C4014SXI-421	16	16	2	~	1	1	1	1	1	-	-	~	_	-	-
4	CY8C4014LQI-421	16	16	2	~	1	1	1	1	1	-	_	_	~	_	_
CY8C4014	CY8C4014LQI-412	16	16	2	_	1	1	1	1	1	-	_	_	-	~	_
CX	CY8C4014LQI-422	16	16	2	~	1	1	1	1	1	-	_	_	-	~	_
	CY8C4014PVI-412	16	16	2	-	1	1	1	1	1	-	-	_	_	-	~
	CY8C4014PVI-422	16	16	2	~	1	1	1	1	1	-	-	-	-	-	~
	CY8C4014FNI-421	16	16	2	~	1	1	1	1	1	~	-	_	-	_	-
er	CY8C4014LQI-SLT1	16	16	2	~	1	1	1	1	1	_	_	_	~	_	_
Other	CY8C4014LQI-SLT2	16	16	2	~	1	1	1	1	1	-	-	_	-	~	_

Part Numbering Conventions

PSoC 4 devices follow the part numbering convention described in the following table. All fields are single-character alphanumeric (0, 1, 2, ..., 9, A,B, ..., Z) unless stated otherwise.

The part numbers are of the form CY8C4ABCDEF-XYZ where the fields are defined as follows.



Document Number: 001-89638 Rev. *G Page 23 of 34



The Field Values are listed in the following table:

Field	Description	Values	Meaning
CY8C	Cypress prefix		
4	Architecture	4	PSoC 4
Α	Family	0	4000 Family
В	CPU speed	1	16 MHz
		4	48 MHz
С	Flash capacity	3	8 KB
		4	16 KB
		5	32 KB
		6	64 KB
		7	128 KB
DE	Package code	SX	SOIC
		LQ	QFN
		PV	SSOP
		FN	WLCSP
F	Temperature range	I	Industrial
XYZ	Attributes code	000-999	Code of feature set in specific family

Document Number: 001-89638 Rev. *G Page 24 of 34



Packaging

Table 27. Package List

Spec ID#	Package	Description
BID#47A	28-Pin SSOP	28-pin 5 × 10 × 1.65mm SSOP with 0.65-mm pitch
BID#26	24-Pin QFN	24-pin 4 × 4 × 0.6 mm QFN with 0.5-mm pitch
BID#33	16-Pin QFN	16-pin 3 × 3 × 0.6 mm QFN with 0.5-mm pitch
BID#40	16-Pin SOIC	16-pin (150 Mil) SOIC
BID#47	8-Pin SOIC	8-pin (150 Mil) SOIC
BID#147A	16-Ball WLCSP	16-Ball 1.47 × 1.58 × 0.4 mm

Table 28. Package Characteristics

Parameter	Description	Conditions	Min	Тур	Max	Units
T _A	Operating ambient temperature		-40	25	85	°C
T _J	Operating junction temperature		-40	_	100	°C
T _{JA}	Package θ _{JA} (28-pin SSOP)		_	66.6	_	°C/Watt
Γ _{JC}	Package θ _{JC} (28-pin SSOP)		-	34	_	°C/Watt
Γ _{JA}	Package θ _{JA} (24-pin QFN)		-	38	_	°C/Watt
Γ _{JC}	Package θ _{JC} (24-pin QFN)		_	5.6	_	°C/Watt
ГЈА	Package θ _{JA} (16-pin QFN)		_	49.6	_	°C/Watt
Г _{JC}	Package θ _{JC} (16-pin QFN)		_	5.9	_	°C/Watt
ГЈА	Package θ _{JA} (16-pin SOIC)		_	142	_	°C/Watt
Γ _{JC}	Package θ _{JC} (16-pin SOIC)		_	49.8	_	°C/Watt
ГЈА	Package θ _{JA} (16-ball WLCSP)		_	90	_	°C/Watt
Γ _{JC}	Package θ _{JC} (16-ball WLCSP)		_	0.9	_	°C/Watt
ГЈА	Package θ _{JA} (8-pin SOIC)		_	198	-	°C/Watt
Γ _{JC}	Package θ _{JC} (8-pin SOIC)		_	56.9	_	°C/Watt

Table 29. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
All	260 °C	30 seconds

Table 30. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-020


Package	MSL
All except WLCSP	MSL 3
16-ball WLCSP	MSL1

Document Number: 001-89638 Rev. *G Page 25 of 34



The center pad on the QFN package should be connected to ground (VSS) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floating and not connected to any other signal.

Figure 13. 16-pin QFN Package EPAD (Sawn)




NOTES

- 1. MATCH AREA IS SOLDERABLE EXPOSED PAD
- 2. REFERENCE JEDEC # MO-248
- 3. ALL DIMENSIONS ARE IN MILLIMETERS

4. PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web

001-87187 *A


Figure 14. 16-pin (150-mil) SOIC Package Outline



NDTE:

- 1. DIMENSIONS IN INCHESIMM) MANK.
- 2. REFERENCE JEDEC MS-012
- 3. PACKAGE WEIGHT : refer to PMDD spec. 001-04308

PART #		
\$16.15	STANDARD PKG.	
SZ16.15	LEAD FREE PKG.	



Note


16. Dimensions of the QFN package drawings are in inches [millimeters].



Figure 15. 8-pin (150-mil) SOIC Package Outline

- 1. DIMENSIONS IN INCHES[MM] $\frac{\text{MIN.}}{\text{MAX.}}$
- PIN 1 ID IS OPTIONAL,
 ROUND ON SINGLE LEADFRAME
 RECTANGULAR ON MATRIX LEADFRAME
- 3. REFERENCE JEDEC MS-012
- 4. PACKAGE WEIGHT 0.07gms

PART#	
S08.15	STANDARD PKG
SZ08.15	LEAD FREE PKG
SW8.15	LEAD FREE PKG









Figure 16. 16-Ball WLCSP 1.47 \times 1.58 \times 0.4 mm



	DIMENSIONS		
SYMBOL	MIN.	NOM.	MAX.
Α	-	-	0.42
A1	0.089	0.099	0.109
D	1.447	1.472	1.497
E	1.554	1.579	1.604
D1	1.05 BSC		
E1	1.05 BSC		
MD	4		
ME			
N		16	
Øь	0.17	0.20	0.23
eD	0.35 BSC		
eE	0.35 BSC		
SD		0.18 BSC	
SE		0.18 BSC	

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- 4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

 SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

 N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- AIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

 WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW,
 "SD" OR "SE" = 0.

 WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW,
 - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" = eD/2 AND "SE" = eE/2.
- 1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER
 BALLS.
- 9. JEDEC SPECIFICATION NO. REF.: N/A.

002-18598 **



Acronyms

Table 31. Acronyms Used in this Document

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
АНВ	AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
ARM [®]	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge

Table 31. Acronyms Used in this Document (continued)

Acronym	Description
ETM	embedded trace macrocell
FIR	finite impulse response, see also IIR
FPB	flash patch and breakpoint
FS	full-speed
GPIO	general-purpose input/output, applies to a PSoC pin
HVI	high-voltage interrupt, see also LVI, LVD
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
I ² C, or IIC	Inter-Integrated Circuit, a communications protocol
IIR	infinite impulse response, see also FIR
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
I/O	input/output, see also GPIO, DIO, SIO, USBIO
IPOR	initial power-on reset
IPSR	interrupt program status register
IRQ	interrupt request
ITM	instrumentation trace macrocell
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol.
LR	link register
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVI	low-voltage interrupt, see also HVI
LVTTL	low-voltage transistor-transistor logic
MAC	multiply-accumulate
MCU	microcontroller unit
MISO	master-in slave-out
NC	no connect
NMI	nonmaskable interrupt
NRZ	non-return-to-zero
NVIC	nested vectored interrupt controller
NVL	nonvolatile latch, see also WOL
opamp	operational amplifier
PAL	programmable array logic, see also PLD

Document Number: 001-89638 Rev. *G Page 30 of 34



Document Conventions

Units of Measure

Table 32. Units of Measure

Table 32. Units of Measure				
Symbol	Unit of Measure			
°C	degrees Celsius			
dB	decibel			
fF	femto farad			
Hz	hertz			
KB	1024 bytes			
kbps	kilobits per second			
Khr	kilohour			
kHz	kilohertz			
kΩ	kilo ohm			
ksps	kilosamples per second			
LSB	least significant bit			
Mbps	megabits per second			
MHz	megahertz			
ΜΩ	mega-ohm			
Msps	megasamples per second			
μΑ	microampere			
μF	microfarad			
μH	microhenry			
μs	microsecond			
μV	microvolt			
μW	microwatt			
mA	milliampere			
ms	millisecond			
mV	millivolt			
nA	nanoampere			
ns	nanosecond			
nV	nanovolt			
Ω	ohm			
pF	picofarad			
ppm	parts per million			
ps	picosecond			
s	second			
sps	samples per second			
sqrtHz	square root of hertz			
V	volt			
L				

Document Number: 001-89638 Rev. *G Page 32 of 34



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Wireless Connectivity

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Memory

Microcontrollers

cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

cypress.com/mcu

PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb

cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2013-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems of the medical devices or systems (including resuscitation equipment and surjoical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-89638 Rev. *G Revised April 5, 2017 Page 34 of 34