

Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | ARM® Cortex®-M0   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 16MHz   |
| Connectivity               | I <sup>2</sup> C  |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT   |
| Number of I/O              | 13  |
| Program Memory Size        | 16KB (16K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 2K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 5.5V  |
| Data Converters            | D/A 1x7b, 1x8b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 16-SOIC (0.154", 3.90mm Width)  |
| Supplier Device Package    | 16-SOIC   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4014sxi-421">https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4014sxi-421</a> |

## More Information

Cypress provides a wealth of data at [www.cypress.com](http://www.cypress.com) to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article [KBA86521, How to Design with PSoC 3, PSoC 4, and PSoC 5LP](#). Following is an abbreviated list for PSoC 4:


- Overview: [PSoC Portfolio](#), [PSoC Roadmap](#)
- Product Selectors: [PSoC 1](#), [PSoC 3](#), [PSoC 4](#), [PSoC 5LP](#)  
In addition, PSoC Creator includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 4 are:
  - [AN79953](#): Getting Started With PSoC 4
  - [AN88619](#): PSoC 4 Hardware Design Considerations
  - [AN86439](#): Using PSoC 4 GPIO Pins
  - [AN57821](#): Mixed Signal Circuit Board Layout
  - [AN81623](#): Digital Design Best Practices
  - [AN73854](#): Introduction To Bootloaders
  - [AN89610](#): ARM Cortex Code Optimization
- Technical Reference Manual (TRM) is in two documents:
  - [Architecture TRM](#) details each PSoC 4 functional block.
  - [Registers TRM](#) describes each of the PSoC 4 registers.
- Development Kits:
  - CY8CKIT-040, PSoC 4000 Pioneer Kit, is an easy-to-use and inexpensive development platform with debugging capability. This kit includes connectors for Arduino<sup>™</sup> compatible shields and Digilent<sup>®</sup> Pmod<sup>™</sup> daughter cards.
  - The MiniProg3 device provides an interface for flash programming and debug.


## PSoC Creator

[PSoC Creator](#) is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the [list of component datasheets](#). With PSoC Creator, you can:

1. Drag and drop component icons to build your hardware system design in the main design workspace
2. Codesign your application firmware with the PSoC hardware, using the PSoC Creator IDE C compiler
3. Configure components using the configuration tools
4. Explore the library of 100+ components
5. Review component datasheets

Figure 1. CapSense Example Project in PSoC Creator



**Figure 2. Block Diagram**


PSoC 4000 devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial-Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4000 devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4000 family provides a level of security not possible with multi-chip application solutions or with microcontrollers. It has the following advantages:

- Allows disabling of debug features
- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks

The debug circuits are enabled by default and can only be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, PSoC 4000, with device security enabled, may not be returned for failure analysis. This is a trade-off the PSoC 4000 allows the customer to make.

## Analog Blocks

### Low-power Comparators

The PSoC 4000 has a low-power comparator, which uses the built-in voltage reference. Any one of up to 16 pins can be used as a comparator input and the output of the comparator can be brought out to a pin. The selected comparator input is connected to the minus input of the comparator with the plus input always connected to the 1.2-V voltage reference. This comparator is also used for CapSense purposes and is not available during CapSense operation.

### Current DACs

The PSoC 4000 has two IDACs, which can drive any of up to 16 pins on the chip. These IDACs have programmable current ranges.

### Analog Multiplexed Buses

The PSoC 4000 has two concentric independent buses that go around the periphery of the chip. These buses (called amux buses) are connected to firmware-programmable analog switches that allow the chip's internal resources (IDACs, comparator) to connect to any pin on Ports 0, 1, and 2.

## Fixed Function Digital

### Timer/Counter/PWM (TCPWM) Block

The TCPWM block consists of a 16-bit counter with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register that is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals that are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as dead-band programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an over-current state is indicated and the PWM driving the FETs needs to be shut off immediately with no time for software intervention.

### Serial Communication Block (SCB)

The PSoC 4000 has a serial communication block, which implements a multi-master I<sup>2</sup>C interface.

**I<sup>2</sup>C Mode:** The hardware I<sup>2</sup>C block implements a full multi-master and slave interface (it is capable of multi-master arbitration). This block is capable of operating at speeds of up to 400 kbps (Fast Mode) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EZI<sup>2</sup>C that creates a mailbox address range in the memory of the PSoC 4000 and effectively reduces I<sup>2</sup>C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time.

The I<sup>2</sup>C peripheral is compatible with the I<sup>2</sup>C Standard-mode and Fast-mode devices as defined in the NXP I<sup>2</sup>C-bus specification and user manual (UM10204). The I<sup>2</sup>C bus I/O is implemented with GPIO in open-drain modes.

The PSoC 4000 is not completely compliant with the I<sup>2</sup>C spec in the following respect:

- GPIO cells are not overvoltage tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I<sup>2</sup>C system.
- Fast-mode minimum fall time is not met in Fast Strong mode; Slow Strong mode can help meet this spec depending on the Bus Load.

## GPIO

The PSoC 4000 has up to 20 GPIOs. The GPIO block implements the following:

- Eight drive modes:
  - Analog input mode (input and output buffers disabled)
  - Input only
  - Weak pull-up with strong pull-down
  - Strong pull-up with weak pull-down
  - Open drain with strong pull-down
  - Open drain with strong pull-up
  - Strong pull-up with strong pull-down
  - Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTTL).
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes
- Selectable slew rates for dV/dt related noise control to improve EMI

The pins are organized in logical entities called ports, which are 8-bit in width (less for Ports 2 and 3). During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (4 for PSoC 4000).

The 28-pin and 24-pin packages have 20 GPIOs. The 16-pin SOIC has 13 GPIOs. The 16-pin QFN and the 16-ball WLCSP have 12 GPIOs. The 8-pin SOIC has 5 GPIOs.

## Special Function Peripherals

### CapSense

CapSense is supported in the PSoC 4000 through a CSD block that can be connected to up to 16 pins through an analog mux bus via an analog switch (pins on Port 3 are not available for CapSense purposes). CapSense function can thus be provided on any available pin or group of pins in a system under software control. A PSoC Creator component is provided for the CapSense block to make it easy for the user.

Shield voltage can be driven on another mux bus to provide water-tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input. Proximity sensing can also be implemented.

The CapSense block has two IDACs, which can be used for general purposes if CapSense is not being used (both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available).

## Pinouts




All port pins support GPIO. Ports 0, 1, and 2 support CSD CapSense and analog multiplexed bus connections. TCPWM functions and Alternate Functions are multiplexed with port pins as follows for the five PSoC 4000 packages.

**Table 1. Pin Descriptions**


| 28-Pin SSOP |                             | 24-Pin QFN |                             | 16-Pin QFN |                             | 16-Pin SOIC |                             | 8-Pin SOIC |                             | TCPWM Signals                                  | Alternate Functions  |
|-------------|-----------------------------|------------|-----------------------------|------------|-----------------------------|-------------|-----------------------------|------------|-----------------------------|--|--|
| Pin         | Name                        | Pin        | Name                        | Pin        | Name                        | Pin         | Name                        | Pin        | Name                        |  |  |
| 20          | VSS                         |            |                             |            |                             |             |                             |            |                             |  |  |
| 21          | P0.0/TRIN0                  | 1          | P0.0/TRIN0                  |            |                             |             |                             |            |                             | TRIN0: Trigger Input 0                         |  |
| 22          | P0.1/TRIN1/CMPO_0           | 2          | P0.1/TRIN1/CMPO_0           | 1          | P0.1/TRIN1/CMPO_0           | 3           | P0.1/TRIN1/CMPO_0           |            |                             | TRIN1: Trigger Input 1                         | CMPO_0: Sense Comp Out   |
| 23          | P0.2/TRIN2                  | 3          | P0.2/TRIN2                  | 2          | P0.2/TRIN2                  | 4           | P0.2/TRIN2                  |            |                             | TRIN2: Trigger Input 2                         |  |
| 24          | P0.3/TRIN3                  | 4          | P0.3/TRIN3                  |            |                             |             |                             |            |                             | TRIN3: Trigger Input 3                         |  |
| 25          | P0.4/TRIN4/CMPO_0/EXT_CLK   | 5          | P0.4/TRIN4/CMPO_0/EXT_CLK   | 3          | P0.4/TRIN4/CMPO_0/EXT_CLK   | 5           | P0.4/TRIN4/CMPO_0/EXT_CLK   | 2          | P0.4/TRIN4/CMPO_0/EXT_CLK   | TRIN4: Trigger Input 4                         | CMPO_0: Sense Comp Out, External Clock, CMOD Cap               |
| 26          | VCC                         | 6          | VCC                         | 4          | VCC                         | 6           | VCC                         | 3          | VCC                         |  |  |
| 27          | VDD                         | 7          | VDD                         | 6          | VDD                         | 7           | VDD                         | 4          | VDD                         |  |  |
| 28          | VSS                         | 8          | VSS                         | 7          | VSS                         | 8           | VSS                         | 5          | VSS                         |  |  |
| 1           | P0.5                        | 9          | P0.5                        | 5          | VDDIO                       | 9           | P0.5                        |            |                             |  |  |
| 2           | P0.6                        | 10         | P0.6                        | 8          | P0.6                        | 10          | P0.6                        |            |                             |  |  |
| 3           | P0.7                        | 11         | P0.7                        |            |                             |             |                             |            |                             |  |  |
| 4           | P1.0                        | 12         | P1.0                        |            |                             |             |                             |            |                             |  |  |
| 5           | P1.1/OUT0                   | 13         | P1.1/OUT0                   | 9          | P1.1/OUT0                   | 11          | P1.1/OUT0                   | 6          | P1.1/OUT0                   | OUT0: PWM OUT 0                                |  |
| 6           | P1.2/SCL                    | 14         | P1.2/SCL                    | 10         | P1.2/SCL                    | 12          | P1.2/SCL                    |            |                             |  | I2C Clock  |
| 7           | P1.3/SDA                    | 15         | P1.3/SDA                    | 11         | P1.3/SDA                    | 13          | P1.3/SDA                    |            |                             |  | I2C Data   |
| 8           | P1.4/UND0                   | 16         | P1.4/UND0                   |            |                             |             |                             |            |                             | UND0: Underflow Out                            |  |
| 9           | P1.5/OVF0                   | 17         | P1.5/OVF0                   |            |                             |             |                             |            |                             | OVF0: Overflow Out                             |  |
| 10          | P1.6/OVF0/UND0/nOUT0/CMPO_0 | 18         | P1.6/OVF0/UND0/nOUT0/CMPO_0 | 12         | P1.6/OVF0/UND0/nOUT0/CMPO_0 | 14          | P1.6/OVF0/UND0/nOUT0/CMPO_0 | 7          | P1.6/OVF0/UND0/nOUT0/CMPO_0 | nOUT0: Complement of OUT0, UND0, OVF0 as above | CMPO_0: Sense Comp Out, Internal Reset function <sup>[1]</sup> |

**Note**


1. Must not have load to ground during POR (should be an output).

**Figure 4. 28-Pin SSOP Pinout**

**Figure 5. 24-pin QFN Pinout**

**Figure 6. 16-Pin QFN Pinout**


**Figure 7. 16-Pin SOIC Pinout**



**Figure 8. 8-Pin SOIC Pinout**





## Power

The following power system diagrams (Figure 9 and Figure 10) show the set of power supply pins as implemented for the PSoC 4000. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the  $V_{DD}$  input. There is a separate regulator for the Deep Sleep mode. The supply voltage range is either 1.8 V  $\pm$ 5% (externally regulated) or 1.8 V to 5.5 V (unregulated externally; regulated internally) with all functions and circuits operating over that range.

The  $V_{DDIO}$  pin, available in the 16-pin QFN package, provides a separate voltage domain for the following pins: P3.0, P3.1, and P3.2. P3.0 and P3.1 can be I<sup>2</sup>C pins and the chip can thus communicate with an I<sup>2</sup>C system, running at a different voltage (where  $V_{DDIO} \leq V_{DD}$ ). For example,  $V_{DD}$  can be 3.3 V and  $V_{DDIO}$  can be 1.8 V.

The PSoC 4000 family allows two distinct modes of power supply operation: Unregulated External Supply and Regulated External Supply.

### Unregulated External Supply


In this mode, the PSoC 4000 is powered by an external power supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of the PSoC 4000 supplies the internal logic and the  $V_{CCD}$  output of the PSoC 4000 must be bypassed to ground via an external capacitor (0.1  $\mu$ F; X5R ceramic or better).

Bypass capacitors must be used from  $V_{DD}$  to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- $\mu$ F range, in parallel with a smaller capacitor (0.1  $\mu$ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of a bypass scheme follows ( $V_{DDIO}$  is available on the 16-QFN package).

**Figure 9. 16-pin QFN Bypass Scheme Example - Unregulated External Supply**

Power supply connections when  $1.8 \leq V_{DD} \leq 5.5$  V




### Regulated External Supply

In this mode, the PSoC 4000 is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the  $V_{DD}$  and  $V_{CCD}$  pins are shorted together and bypassed. The internal regulator should be disabled in the firmware. Note that in this mode  $V_{DD}$  ( $V_{CCD}$ ) should never exceed 1.89 in any condition, including flash programming.

An example of a bypass scheme follows ( $V_{DDIO}$  is available on the 16-QFN package).

**Figure 10. 16-pin QFN Bypass Scheme Example - Regulated External Supply**

Power supply connections when  $1.71 \leq V_{DD} \leq 1.89$  V





## Development Support

The PSoC 4000 family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit [www.cypress.com/go/psoc4](http://www.cypress.com/go/psoc4) to find out more.

### Documentation

A suite of documentation supports the PSoC 4000 family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

**Software User Guide:** A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

**Component Datasheets:** The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

**Application Notes:** PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

**Technical Reference Manual:** The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at [www.cypress.com/psoc4](http://www.cypress.com/psoc4).

### Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

### Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4000 family is part of a development tool ecosystem. Visit us at [www.cypress.com/go/psoccreator](http://www.cypress.com/go/psoccreator) for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.

**Table 6. GPIO DC Specifications (referenced to  $V_{DDIO}$  for 16-Pin QFN  $V_{DDIO}$  pins) (continued)**

| Spec ID#              | Parameter        | Description   | Min                  | Typ | Max | Units   | Details/<br>Conditions |
|-----------------------|------------------|---|----------------------|-----|-----|---------|------------------------|
| SID67 <sup>[7]</sup>  | $V_{HYSTTL}$     | Input hysteresis LVTTL                              | 15                   | 40  | —   | mV      | $V_{DD} \geq 2.7$ V    |
| SID68 <sup>[7]</sup>  | $V_{HYSCMOS}$    | Input hysteresis CMOS                               | $0.05 \times V_{DD}$ | —   | —   | mV      | $V_{DD} < 4.5$ V       |
| SID68A <sup>[7]</sup> | $V_{HYSCMOS5V5}$ | Input hysteresis CMOS                               | 200                  | —   | —   | mV      | $V_{DD} > 4.5$ V       |
| SID69 <sup>[7]</sup>  | $I_{DIODE}$      | Current through protection diode to $V_{DD}/V_{SS}$ | —                    | —   | 100 | $\mu$ A |                        |
| SID69A <sup>[7]</sup> | $I_{TOT\_GPIO}$  | Maximum total source or sink chip current           | —                    | —   | 85  | mA      |                        |

**Table 7. GPIO AC Specifications**

(Guaranteed by Characterization)

| Spec ID# | Parameter     | Description  | Min | Typ | Max | Units | Details/<br>Conditions                     |
|----------|---------------|--|-----|-----|-----|-------|--|
| SID70    | $T_{RISEF}$   | Rise time in fast strong mode  | 2   | —   | 12  | ns    | 3.3 V $V_{DD}$ ,<br>Cload = 25 pF          |
| SID71    | $T_{FALLF}$   | Fall time in fast strong mode  | 2   | —   | 12  | ns    | 3.3 V $V_{DD}$ ,<br>Cload = 25 pF          |
| SID72    | $T_{RISES}$   | Rise time in slow strong mode  | 10  | —   | 60  | —     | 3.3 V $V_{DD}$ ,<br>Cload = 25 pF          |
| SID73    | $T_{FALLS}$   | Fall time in slow strong mode  | 10  | —   | 60  | —     | 3.3 V $V_{DD}$ ,<br>Cload = 25 pF          |
| SID74    | $F_{GPIOUT1}$ | GPIO $F_{OUT}$ ; 3.3 V $\leq V_{DD} \leq 5.5$ V.<br>Fast strong mode.  | —   | —   | 16  | MHz   | 90/10%, 25 pF<br>load, 60/40 duty<br>cycle |
| SID75    | $F_{GPIOUT2}$ | GPIO $F_{OUT}$ ; 1.71 V $\leq V_{DD} \leq 3.3$ V.<br>Fast strong mode. | —   | —   | 16  | MHz   | 90/10%, 25 pF<br>load, 60/40 duty<br>cycle |
| SID76    | $F_{GPIOUT3}$ | GPIO $F_{OUT}$ ; 3.3 V $\leq V_{DD} \leq 5.5$ V.<br>Slow strong mode.  | —   | —   | 7   | MHz   | 90/10%, 25 pF<br>load, 60/40 duty<br>cycle |
| SID245   | $F_{GPIOUT4}$ | GPIO $F_{OUT}$ ; 1.71 V $\leq V_{DD} \leq 3.3$ V.<br>Slow strong mode. | —   | —   | 3.5 | MHz   | 90/10%, 25 pF<br>load, 60/40 duty<br>cycle |
| SID246   | $F_{GPIOIN}$  | GPIO input operating frequency;<br>1.71 V $\leq V_{DD} \leq 5.5$ V     | —   | —   | 16  | MHz   | 90/10% $V_{IO}$                            |

**Note**

7. Guaranteed by characterization.

## XRES

**Table 8. XRES DC Specifications**

| Spec ID#             | Parameter     | Description                  | Min                 | Typ                  | Max                 | Units      | Details/<br>Conditions                           |
|----------------------|---------------|------------------------------|---------------------|----------------------|---------------------|------------|--|
| SID77                | $V_{IH}$      | Input voltage high threshold | $0.7 \times V_{DD}$ | –                    | –                   | V          | CMOS Input                                       |
| SID78                | $V_{IL}$      | Input voltage low threshold  | –                   | –                    | $0.3 \times V_{DD}$ | V          | CMOS Input                                       |
| SID79                | $R_{PULLUP}$  | Pull-up resistor             | 3.5                 | 5.6                  | 8.5                 | k $\Omega$ |  |
| SID80                | $C_{IN}$      | Input capacitance            | –                   | 3                    | 7                   | pF         |  |
| SID81 <sup>[8]</sup> | $V_{HYSXRES}$ | Input voltage hysteresis     | –                   | $0.05 \times V_{DD}$ | –                   | mV         | Typical hysteresis is 200 mV for $V_{DD} > 4.5V$ |

**Table 9. XRES AC Specifications**

| Spec ID#               | Parameter        | Description                     | Min | Typ | Max | Units   | Details/<br>Conditions |
|------------------------|------------------|---------------------------------|-----|-----|-----|---------|------------------------|
| SID83 <sup>[8]</sup>   | $T_{RESETWIDTH}$ | Reset pulse width               | 5   | –   | –   | $\mu s$ |                        |
| BID#194 <sup>[8]</sup> | $T_{RESETWAKE}$  | Wake-up time from reset release | –   | –   | 3   | ms      |                        |

## Analog Peripherals

### Comparator

**Table 10. Comparator DC Specifications**

| Spec ID#              | Parameter     | Description                           | Min   | Typ | Max   | Units      | Details/<br>Conditions                          |
|-----------------------|---------------|---------------------------------------|-------|-----|-------|------------|---|
| SID330 <sup>[8]</sup> | $I_{CMP1}$    | Block current, High Bandwidth mode    | –     | –   | 110   | $\mu A$    |   |
| SID331 <sup>[8]</sup> | $I_{CMP2}$    | Block current, Low Power mode         | –     | –   | 85    | $\mu A$    |   |
| SID332 <sup>[8]</sup> | $V_{OFFSET1}$ | Offset voltage, High Bandwidth mode   | –     | 10  | 30    | mV         |   |
| SID333 <sup>[8]</sup> | $V_{OFFSET2}$ | Offset voltage, Low Power mode        | –     | 10  | 30    | mV         |   |
| SID334 <sup>[8]</sup> | $Z_{CMP}$     | DC input impedance of comparator      | 35    | –   | –     | M $\Omega$ |   |
| SID338 <sup>[8]</sup> | VINP_COMP     | Comparator input range                | 0     | –   | 3.6   | V          | Max input voltage is lower of 3.6 V or $V_{DD}$ |
| SID339                | VREF_COMP     | Comparator internal voltage reference | 1.188 | 1.2 | 1.212 | V          |   |

**Note**

8. Guaranteed by characterization.

**Table 11. Comparator AC Specifications (Guaranteed by Characterization)**

| Spec ID#              | Parameter          | Description  | Min | Typ | Max | Units | Details/<br>Conditions |
|-----------------------|--------------------|--|-----|-----|-----|-------|------------------------|
| SID336 <sup>[8]</sup> | T <sub>COMP1</sub> | Response Time High Bandwidth mode, 50-mV overdrive | –   | –   | 90  | ns    |                        |
| SID337 <sup>[8]</sup> | T <sub>COMP2</sub> | Response Time Low Power mode, 50-mV overdrive      | –   | –   | 110 | ns    |                        |

**CSD**
**Table 12. CSD and IDAC Block Specifications**

| Spec ID#                           | Parameter                | Description  | Min  | Typ   | Max                   | Units | Details/<br>Conditions  |
|------------------------------------|--------------------------|--|------|-------|-----------------------|-------|---|
| <b>CSD and IDAC Specifications</b> |                          |  |      |       |                       |       |   |
| SYS.PER#3                          | VDD_RIPPLE               | Max allowed ripple on power supply, DC to 10 MHz                   | –    | –     | ±50                   | mV    | VDD > 2V (with ripple), 25 °C T <sub>A</sub> , Sensitivity = 0.1 pF   |
| SYS.PER#16                         | VDD_RIPPLE_1.8           | Max allowed ripple on power supply, DC to 10 MHz                   | –    | –     | ±25                   | mV    | VDD > 1.75V (with ripple), 25 °C T <sub>A</sub> , Parasitic Capacitance (C <sub>P</sub> ) < 20 pF, Sensitivity ≥ 0.4 pF |
| SID.CSD#15                         | VREFHI                   | Reference Buffer Output  | 1.1  | 1.2   | 1.3                   | V     |   |
| SID.CSD#16                         | IDAC1IDD                 | IDAC1 (8-bits) block current                                       | –    | –     | 1125                  | µA    |   |
| SID.CSD#17                         | IDAC2IDD                 | IDAC2 (7-bits) block current                                       | –    | –     | 1125                  | µA    |   |
| SID308                             | V <sub>CSD</sub>         | Voltage range of operation   | 1.71 | –     | 5.5                   | V     | 1.8 V ±5% or 1.8 V to 5.5 V   |
| SID308A                            | VCOMPIDAC                | Voltage compliance range of IDAC                                   | 0.8  | –     | V <sub>DD</sub> – 0.8 | V     |   |
| SID309                             | IDAC1 <sub>DNL</sub>     | DNL for 8-bit resolution   | –1   | –     | 1                     | LSB   |   |
| SID310                             | IDAC1 <sub>INL</sub>     | INL for 8-bit resolution   | –3   | –     | 3                     | LSB   |   |
| SID311                             | IDAC2 <sub>DNL</sub>     | DNL for 7-bit resolution   | –1   | –     | 1                     | LSB   |   |
| SID312                             | IDAC2 <sub>INL</sub>     | INL for 7-bit resolution   | –3   | –     | 3                     | LSB   |   |
| SID313                             | SNR                      | Ratio of counts of finger to noise. Guaranteed by characterization | 5    | –     | –                     | Ratio | Capacitance range of 9 to 35 pF, 0.1 pF sensitivity   |
| SID314                             | IDAC1 <sub>CRT1</sub>    | Output current of IDAC1 (8 bits) in high range                     | –    | 612   | –                     | µA    |   |
| SID314A                            | IDAC1 <sub>CRT2</sub>    | Output current of IDAC1(8 bits) in low range                       | –    | 306   | –                     | µA    |   |
| SID315                             | IDAC2 <sub>CRT1</sub>    | Output current of IDAC2 (7 bits) in high range                     | –    | 304.8 | –                     | µA    |   |
| SID315A                            | IDAC2 <sub>CRT2</sub>    | Output current of IDAC2 (7 bits) in low range                      | –    | 152.4 | –                     | µA    |   |
| SID320                             | IDAC <sub>OFFSET</sub>   | All zeroes input   | –    | –     | ±1                    | LSB   |   |
| SID321                             | IDAC <sub>GAIN</sub>     | Full-scale error less offset                                       | –    | –     | ±10                   | %     |   |
| SID322                             | IDAC <sub>MISMATCH</sub> | Mismatch between IDACs   | –    | –     | 7                     | LSB   |   |
| SID323                             | IDAC <sub>SET8</sub>     | Settling time to 0.5 LSB for 8-bit IDAC                            | –    | –     | 10                    | µs    | Full-scale transition. No external load.  |
| SID324                             | IDAC <sub>SET7</sub>     | Settling time to 0.5 LSB for 7-bit IDAC                            | –    | –     | 10                    | µs    | Full-scale transition. No external load.  |
| SID325                             | CMOD                     | External modulator capacitor.                                      | –    | 2.2   | –                     | nF    | 5-V rating, X7R or NP0 cap.   |

## Digital Peripherals

### Timer Counter Pulse-Width Modulator (TCPWM)

**Table 13. TCPWM Specifications**

| Spec ID      | Parameter             | Description                         | Min              | Typ | Max            | Units | Details/Conditions   |
|--------------|-----------------------|-------------------------------------|------------------|-----|----------------|-------|--|
| SID.TCPWM.1  | ITCPWM1               | Block current consumption at 3 MHz  | –                | –   | 45             | μA    | All modes (TCPWM)  |
| SID.TCPWM.2  | ITCPWM2               | Block current consumption at 8 MHz  | –                | –   | 145            | μA    | All modes (TCPWM)  |
| SID.TCPWM.2A | ITCPWM3               | Block current consumption at 16 MHz | –                | –   | 160            | μA    | All modes (TCPWM)  |
| SID.TCPWM.3  | TCPWM <sub>FREQ</sub> | Operating frequency                 | –                | –   | F <sub>c</sub> | MHz   | F <sub>c</sub> max = CLK_SYS.<br>Maximum = 16 MHz  |
| SID.TCPWM.4  | TPWM <sub>ENEXT</sub> | Input trigger pulse width           | 2/F <sub>c</sub> | –   | –              | ns    | For all trigger events <sup>[9]</sup>  |
| SID.TCPWM.5  | TPWM <sub>EXT</sub>   | Output trigger pulse widths         | 2/F <sub>c</sub> | –   | –              | ns    | Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs |
| SID.TCPWM.5A | TC <sub>RES</sub>     | Resolution of counter               | 1/F <sub>c</sub> | –   | –              | ns    | Minimum time between successive counts   |
| SID.TCPWM.5B | PWM <sub>RES</sub>    | PWM resolution                      | 1/F <sub>c</sub> | –   | –              | ns    | Minimum pulse width of PWM Output  |
| SID.TCPWM.5C | Q <sub>RES</sub>      | Quadrature inputs resolution        | 1/F <sub>c</sub> | –   | –              | ns    | Minimum pulse width between Quadrature phase inputs.   |

<sup>2</sup>C

**Table 14. Fixed I<sup>2</sup>C DC Specifications<sup>[10]</sup>**

| Spec ID   | Parameter         | Description                                 | Min | Typ | Max | Units | Details/Conditions |
|-----------|-------------------|---|-----|-----|-----|-------|--------------------|
| SID149    | I <sub>I2C1</sub> | Block current consumption at 100 kHz        | –   | –   | 25  | μA    |                    |
| SID150    | I <sub>I2C2</sub> | Block current consumption at 400 kHz        | –   | –   | 135 | μA    |                    |
| SID.PWR#5 | ISBI2C            | I <sup>2</sup> C enabled in Deep Sleep mode | –   | –   | 2.5 | μA    |                    |

**Table 15. Fixed I<sup>2</sup>C AC Specifications<sup>[10]</sup>**

| Spec ID | Parameter         | Description | Min | Typ | Max | Units | Details/Conditions |
|---------|-------------------|-------------|-----|-----|-----|-------|--------------------|
| SID153  | F <sub>I2C1</sub> | Bit rate    | –   | –   | 400 | Kbps  |                    |

**Note**

9. Trigger events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected.

10. Guaranteed by characterization.

### SWD Interface

**Table 20. SWD Interface Specifications**

| Spec ID                 | Parameter    | Description                                   | Min            | Typ | Max           | Units | Details/Conditions                     |
|-------------------------|--------------|---|----------------|-----|---------------|-------|--|
| SID213                  | F_SWDCCLK1   | $3.3\text{ V} \leq V_{DD} \leq 5.5\text{ V}$  | –              | –   | 14            | MHz   | SWDCCLK $\leq$ 1/3 CPU clock frequency |
| SID214                  | F_SWDCCLK2   | $1.71\text{ V} \leq V_{DD} \leq 3.3\text{ V}$ | –              | –   | 7             | MHz   | SWDCCLK $\leq$ 1/3 CPU clock frequency |
| SID215 <sup>[13]</sup>  | T_SWDI_SETUP | $T = 1/f\text{ SWDCCLK}$                      | $0.25 \cdot T$ | –   | –             | ns    |  |
| SID216 <sup>[13]</sup>  | T_SWDI_HOLD  | $T = 1/f\text{ SWDCCLK}$                      | $0.25 \cdot T$ | –   | –             | ns    |  |
| SID217 <sup>[13]</sup>  | T_SWDO_VALID | $T = 1/f\text{ SWDCCLK}$                      | –              | –   | $0.5 \cdot T$ | ns    |  |
| SID217A <sup>[13]</sup> | T_SWDO_HOLD  | $T = 1/f\text{ SWDCCLK}$                      | 1              | –   | –             | ns    |  |

### Internal Main Oscillator

**Table 21. IMO DC Specifications**

(Guaranteed by Design)

| Spec ID | Parameter         | Description                     | Min | Typ | Max | Units | Details/Conditions |
|---------|-------------------|---------------------------------|-----|-----|-----|-------|--------------------|
| SID218  | I <sub>IMO1</sub> | IMO operating current at 48 MHz | –   | –   | 250 | μA    |                    |
| SID219  | I <sub>IMO2</sub> | IMO operating current at 24 MHz | –   | –   | 180 | μA    |                    |

**Table 22. IMO AC Specifications**

| Spec ID | Parameter               | Description                                    | Min | Typ | Max | Units | Details/Conditions  |
|---------|-------------------------|--|-----|-----|-----|-------|---|
| SID223  | F <sub>IMOTOL1</sub>    | Frequency variation at 24 and 32 MHz (trimmed) | –   | –   | ±2  | %     | $2\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , and $-25\text{ °C} \leq T_A \leq 85\text{ °C}$ |
| SID223A | F <sub>IMOTOLVCCD</sub> | Frequency variation at 24 and 32 MHz (trimmed) | –   | –   | ±4  | %     | All other conditions  |
| SID226  | T <sub>STARTIMO</sub>   | IMO startup time                               | –   | –   | 7   | μs    |   |
| SID228  | T <sub>JITRMSIMO2</sub> | RMS jitter at 24 MHz                           | –   | 145 | –   | ps    |   |

### Internal Low-Speed Oscillator

**Table 23. ILO DC Specifications**

(Guaranteed by Design)

| Spec ID                | Parameter            | Description           | Min | Typ | Max  | Units | Details/Conditions |
|------------------------|----------------------|-----------------------|-----|-----|------|-------|--------------------|
| SID231 <sup>[13]</sup> | I <sub>ILO1</sub>    | ILO operating current | –   | 0.3 | 1.05 | μA    |                    |
| SID233 <sup>[13]</sup> | I <sub>ILOLEAK</sub> | ILO leakage current   | –   | 2   | 15   | nA    |                    |

**Table 24. ILO AC Specifications**

| Spec ID                | Parameter              | Description         | Min | Typ | Max | Units | Details/Conditions |
|------------------------|------------------------|---------------------|-----|-----|-----|-------|--------------------|
| SID234 <sup>[13]</sup> | T <sub>STARTILO1</sub> | ILO startup time    | –   | –   | 2   | ms    |                    |
| SID236 <sup>[13]</sup> | T <sub>ILODUTY</sub>   | ILO duty cycle      | 40  | 50  | 60  | %     |                    |
| SID237                 | F <sub>ILOTRIM1</sub>  | ILO frequency range | 20  | 40  | 80  | kHz   |                    |

**Note**

13. Guaranteed by characterization.






The Field Values are listed in the following table:


| Field | Description       | Values  | Meaning                                |
|-------|-------------------|---------|--|
| CY8C  | Cypress prefix    |         |  |
| 4     | Architecture      | 4       | PSoC 4                                 |
| A     | Family            | 0       | 4000 Family                            |
| B     | CPU speed         | 1       | 16 MHz                                 |
|       |                   | 4       | 48 MHz                                 |
| C     | Flash capacity    | 3       | 8 KB                                   |
|       |                   | 4       | 16 KB                                  |
|       |                   | 5       | 32 KB                                  |
|       |                   | 6       | 64 KB                                  |
|       |                   | 7       | 128 KB                                 |
| DE    | Package code      | SX      | SOIC                                   |
|       |                   | LQ      | QFN                                    |
|       |                   | PV      | SSOP                                   |
|       |                   | FN      | WLCSP                                  |
| F     | Temperature range | I       | Industrial                             |
| XYZ   | Attributes code   | 000-999 | Code of feature set in specific family |

## Package Outline Drawings


**Figure 11. 28-Pin SSOP Package Outline**



**Figure 12. 24-pin QFN EPAD (Sawn) Package Outline**



### NOTES :

1.  HATCH IS SOLDERABLE EXPOSED METAL.
2. REFERENCE JEDEC # MO-248
3. PACKAGE WEIGHT :  $29 \pm 3$  mg
4. ALL DIMENSIONS ARE IN MILLIMETERS


001-13937 \*F

### Note


15. Dimensions of the QFN package drawings are in millimeters.

The center pad on the QFN package should be connected to ground (VSS) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floating and not connected to any other signal.

**Figure 13. 16-pin QFN Package EPAD (Sawn)**




#### NOTES

1.  HATCH AREA IS SOLDERABLE EXPOSED PAD
2. REFERENCE JEDEC # MO-248
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web

001-87187 \*A


**Figure 14. 16-pin (150-mil) SOIC Package Outline**



#### NOTE:

1. DIMENSIONS IN INCHES[MM] **MAX.**
2. REFERENCE JEDEC MS-012
3. PACKAGE WEIGHT : refer to PMDD spec. 001-04308


| PART #  |                |
|---------|----------------|
| S16.15  | STANDARD PKG.  |
| SZ16.15 | LEAD FREE PKG. |



51-85068 \*E

#### Note

16. Dimensions of the QFN package drawings are in inches [millimeters].

**Figure 16. 16-Ball WLCSP 1.47 x 1.58 x 0.4 mm**


| SYMBOL | DIMENSIONS |       |       |
|--------|------------|-------|-------|
|        | MIN.       | NOM.  | MAX.  |
| A      | -          | -     | 0.42  |
| A1     | 0.089      | 0.099 | 0.109 |
| D      | 1.447      | 1.472 | 1.497 |
| E      | 1.554      | 1.579 | 1.604 |
| D1     | 1.05 BSC   |       |       |
| E1     | 1.05 BSC   |       |       |
| MD     | 4          |       |       |
| ME     | 4          |       |       |
| N      | 16         |       |       |
| Ø b    | 0.17       | 0.20  | 0.23  |
| eD     | 0.35 BSC   |       |       |
| eE     | 0.35 BSC   |       |       |
| SD     | 0.18 BSC   |       |       |
| SE     | 0.18 BSC   |       |       |

**NOTES:**

- ALL DIMENSIONS ARE IN MILLIMETERS.
- SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0. WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS.
- JEDEC SPECIFICATION NO. REF. : N/A.

002-18598 \*\*

**Table 31. Acronyms Used in this Document** *(continued)*

| Acronym | Description  |
|---------|--|
| PC      | program counter  |
| PCB     | printed circuit board  |
| PGA     | programmable gain amplifier                                  |
| PHUB    | peripheral hub   |
| PHY     | physical layer   |
| PICU    | port interrupt control unit                                  |
| PLA     | programmable logic array                                     |
| PLD     | programmable logic device, see also PAL                      |
| PLL     | phase-locked loop  |
| PMDD    | package material declaration data sheet                      |
| POR     | power-on reset   |
| PRES    | precise power-on reset                                       |
| PRS     | pseudo random sequence                                       |
| PS      | port read data register                                      |
| PSoC®   | Programmable System-on-Chip™                                 |
| PSRR    | power supply rejection ratio                                 |
| PWM     | pulse-width modulator  |
| RAM     | random-access memory   |
| RISC    | reduced-instruction-set computing                            |
| RMS     | root-mean-square   |
| RTC     | real-time clock  |
| RTL     | register transfer language                                   |
| RTR     | remote transmission request                                  |
| RX      | receive  |
| SAR     | successive approximation register                            |
| SC/CT   | switched capacitor/continuous time                           |
| SCL     | I <sup>2</sup> C serial clock                                |
| SDA     | I <sup>2</sup> C serial data                                 |
| S/H     | sample and hold  |
| SINAD   | signal to noise and distortion ratio                         |
| SIO     | special input/output, GPIO with advanced features. See GPIO. |
| SOC     | start of conversion  |
| SOF     | start of frame   |
| SPI     | Serial Peripheral Interface, a communications protocol       |
| SR      | slew rate  |
| SRAM    | static random access memory                                  |
| SRES    | software reset   |
| SWD     | serial wire debug, a test protocol                           |

**Table 31. Acronyms Used in this Document** *(continued)*

| Acronym | Description  |
|---------|--|
| SWV     | single-wire viewer   |
| TD      | transaction descriptor, see also DMA                                   |
| THD     | total harmonic distortion  |
| TIA     | transimpedance amplifier   |
| TRM     | technical reference manual   |
| TTL     | transistor-transistor logic  |
| TX      | transmit   |
| UART    | Universal Asynchronous Transmitter Receiver, a communications protocol |
| UDB     | universal digital block  |
| USB     | Universal Serial Bus   |
| USBIO   | USB input/output, PSoC pins used to connect to a USB port              |
| VDAC    | voltage DAC, see also DAC, IDAC  |
| WDT     | watchdog timer   |
| WOL     | write once latch, see also NVL   |
| WRES    | watchdog timer reset   |
| XRES    | external reset I/O pin   |
| XTAL    | crystal  |

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

|                               |  |
|-------------------------------|--|
| ARM® Cortex® Microcontrollers | <a href="http://cypress.com/arm">cypress.com/arm</a>               |
| Automotive                    | <a href="http://cypress.com/automotive">cypress.com/automotive</a> |
| Clocks & Buffers              | <a href="http://cypress.com/clocks">cypress.com/clocks</a>         |
| Interface                     | <a href="http://cypress.com/interface">cypress.com/interface</a>   |
| Internet of Things            | <a href="http://cypress.com/iot">cypress.com/iot</a>               |
| Memory                        | <a href="http://cypress.com/memory">cypress.com/memory</a>         |
| Microcontrollers              | <a href="http://cypress.com/mcu">cypress.com/mcu</a>               |
| PSoC                          | <a href="http://cypress.com/psoc">cypress.com/psoc</a>             |
| Power Management ICs          | <a href="http://cypress.com/pmic">cypress.com/pmic</a>             |
| Touch Sensing                 | <a href="http://cypress.com/touch">cypress.com/touch</a>           |
| USB Controllers               | <a href="http://cypress.com/usb">cypress.com/usb</a>               |
| Wireless Connectivity         | <a href="http://cypress.com/wireless">cypress.com/wireless</a>     |

### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

### Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation, 2013-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.