



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1.5К х 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f452t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-3:	PIC18F4X2 PINOUT I/O DESCRIPTIONS	(CONTINUED)
------------	-----------------------------------	-------------

Dia Norra	Pin Number			Pin Buffer		
Pin Name	DIP	PLCC	TQFP	Туре	Туре	Description
						PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	15	16	32			
RC0				I/O	ST	Digital I/O.
T10S0				0		Timer1 oscillator output.
	10	10	05	I	51	Timer 1/ Timer's external clock input.
BC1	10	18	35	1/0	ST	Digital I/O
TIOSI				1	CMOS	Timer1 oscillator input.
CCP2				I/O	ST	Capture2 input, Compare2 output, PWM2 output.
RC2/CCP1	17	19	36			
RC2				I/O	ST	Digital I/O.
CCP1				I/O	ST	Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	18	20	37	1/0	от	
RU3 SCK				1/0	SI	Digital I/O. Synchronous serial clock input/output for
001				1/0	01	SPI mode.
SCL				I/O	ST	Synchronous serial clock input/output for
						l <sup>2</sup> C mode.
RC4/SDI/SDA	23	25	42		<b>0T</b>	
RC4				I/O	SI	Digital I/O.
SDA				1/0	ST	I <sup>2</sup> C Data I/O
BC5/SDO	24	26	43	., O	01	
RC5	21	20	10	I/O	ST	Digital I/O.
SDO				0	—	SPI Data Out.
RC6/TX/CK	25	27	44			
RC6				I/O	ST	Digital I/O.
				0	— ст	USART Asynchronous Transmit.
	06	20	4	1/0	31	USANT Synchronous Clock (see related HA/DT).
BC7	20	29	1	1/0	ST	Digital I/O
RX				"	ST	USART Asynchronous Receive.
DT				I/O	ST	USART Synchronous Data (see related TX/CK).
Logond: TTL - TTL	omnoti		+			CMOS - CMOS compatible input or output

Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels

O = Output

OD = Open Drain (no P diode to VDD)

CMOS = CMOS compatible input or output

P = Power

I = Input

If the main oscillator is configured for HS-PLL mode, an oscillator start-up time (TOST) plus an additional PLL time-out (TPLL) will occur. The PLL time-out is typically 2 ms and allows the PLL to lock to the main oscillator frequency. A timing diagram indicating the transition from the Timer1 oscillator to the main oscillator for HS-PLL mode is shown in Figure 2-10.



FIGURE 2-10: TIMING FOR TRANSITION BETWEEN TIMER1 AND OSC1 (HS WITH PLL)

If the main oscillator is configured in the RC, RCIO, EC or ECIO modes, there is no oscillator start-up time-out. Operation will resume after eight cycles of the main oscillator have been counted. A timing diagram, indicating the transition from the Timer1 oscillator to the main oscillator for RC, RCIO, EC and ECIO modes, is shown in Figure 2-11.

#### FIGURE 2-11: TIMING FOR TRANSITION BETWEEN TIMER1 AND OSC1 (RC, EC)



## 4.3 Fast Register Stack

A "fast interrupt return" option is available for interrupts. A Fast Register Stack is provided for the STATUS, WREG and BSR registers and are only one in depth. The stack is not readable or writable and is loaded with the current value of the corresponding register when the processor vectors for an interrupt. The values in the registers are then loaded back into the working registers, if the FAST RETURN instruction is used to return from the interrupt.

A low or high priority interrupt source will push values into the stack registers. If both low and high priority interrupts are enabled, the stack registers cannot be used reliably for low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten.

If high priority interrupts are not disabled during low priority interrupts, users must save the key registers in software during a low priority interrupt.

If no interrupts are used, the fast register stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a FAST CALL instruction must be executed.

Example 4-1 shows a source code example that uses the fast register stack.

#### EXAMPLE 4-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1, FAST	;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
•	
•	
SUB1 •	
•	
•	
RETURN FAST	;RESTORE VALUES SAVED
	;IN FAST REGISTER STACK

## 4.4 PCL, PCLATH and PCLATU

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21-bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the PC<15:8> bits and is not directly readable or writable. Updates to the PCH register. The upper byte is called PCU. This register contains the PC<20:16> bits and is not directly readable or writable. Updates to the PCH register. The Upper byte is called PCU. This register contains the PC<20:16> bits and is not directly readable or writable. Updates to the PCU register may be performed through the PCLATU register.

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the LSB of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

The contents of PCLATH and PCLATU will be transferred to the program counter by an operation that writes PCL. Similarly, the upper two bytes of the program counter will be transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see Section 4.8.1).

## 4.5 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 4-4.

#### FIGURE 4-4:

#### **CLOCK/INSTRUCTION CYCLE**



## REGISTER 5-1: EECON1 REGISTER (ADDRESS FA6h)

	R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD
	bit 7	-						bit 0
bit 7	EEPGD: F	LASH Progr s FLASH Pro	ram or Data ogram mem		√emory Select I	bit		
	0 = Access	s Data EEPF	ROM memo	ry				
bit 6	CFGS: FL/	ASH Progra	.m/Data EE	or Configura	ation Select bit			
	1 = Access 0 = Access	ঃ Configurati s FLASH Prc	ion registers ogram or Da	₃ ata EEPRO№	√ memory			
bit 5	Unimplem	<b>ented:</b> Rea	d as '0'					
bit 4	FREE: FLA	ASH Row Er	rase Enable	) bit				
	1 = Erase t (cleare 0 = Perforr	the program d by comple m write only	memory ro ition of eras	w addresse	d by TBLPTR o )	n the next	WR comma	and
bit 3	WRERR: F	FLASH Prog	jram/Data E	E Error Flaç	y bit			
	1 = A write (any R 0 = The wr	operation is ESET during rite operatior	s premature g self-timed n completec	ly terminate programmir d	d ng in normal op	eration)		
	Note: Wh tra	hen a WREF acing of the e	R occurs, t error conditi	the EEPGD ion.	and CFGS bits	are not cle	ared. This	allows
bit 2	WREN: FL	_ASH Progra	am/Data EE	Write Enab	le bit			
	1 = Allows 0 = Inhibits	write cycles write to the	; ; EEPROM					
bit 1	WR: Write	Control bit						
	1 = Initiates (The or WR bit 0 = Write c	s a data EEF peration is s can only be cycle to the F	PROM erase elf timed an set (not cle EEPROM is	Hyrite cycle Ind the bit is of eared) in sof complete	or a program m leared by hard tware.)	emory eras ware once	se cycle or v write is com	vrite cycle. 1plete. The
bit 0	RD: Read	Control bit						
	1 = Initiates (Read f in softv 0 = Does n	s an EEPRC takes one cy vare. RD bit not initiate ar	)M read /cle. RD is c cannot be s n EEPROM	cleared in ha set when EE read	Irdware. The RE PGD = 1.)	) bit can or	ıly be set (n	ot cleared)
	·							
	Legend:							

W = Writable bit

'1' = Bit is set

R = Readable bit

- n = Value at POR

x = Bit is unknown

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

## 6.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit (EECON1<7>), clear the CFGS control bit

EXAMPLE 6-1: DATA EEPROM READ

MOVLW	DATA_EE_ADDR	i
MOVWF	EEADR	; Data Memory Address to read
BCF	EECON1, EEPGD	; Point to DATA memory
BCF	EECON1, CFGS	; Access program FLASH or Data EEPROM memory
BSF	EECON1, RD	; EEPROM Read
MOVF	EEDATA, W	; $W = EEDATA$

## 6.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADR register and the data written to the EEDATA register. Then the sequence in Example 6-2 must be followed to initiate the write cycle.

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code exe-

	Interrupt Flag bit (EEIF) is set. The user may either
WREN bit in EECON1 must be set to	enable this interrupt, or poll this bit. EEIF must be

	_
EXAIVIPLE 0-2:	

	MOVLW MOVWF MOVLW MOVWF BCF BCF BSF	DATA_EE_ADDR EEADR DATA_EE_DATA EEDATA EECON1, EEPGD EECON1, CFGS EECON1, WREN	; ; Data Memory Address to read ; ; Data Memory Value to write ; Point to DATA memory ; Access program FLASH or Data EEPROM memory ; Enable writes
Required Sequence	BCF MOVLW MOVWF MOVLW	INTCON, GIE 55h EECON2 AAh	; Disable interrupts ; ; Write 55h ;
	MOVWF BSF BSF	EECON2 EECON1, WR INTCON, GIE	; Write AAh ; Set WR bit to begin write ; Enable interrupts
	• • BCF	EECON1, WREN	; user code execution ; Disable writes on write complete (EEIF set)

instruction.

cleared by software.

(EECON1<6>), and then set control bit RD (EECON1<0>). The data is available for the very next instruction cycle; therefore, the EEDATA register can be read by the next instruction. EEDATA will hold this value until another read operation, or until it is written to by the user (during a write operation).

cution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the

EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, EECON1,

EEADR and EDATA cannot be modified. The WR bit

will be inhibited from being set unless the WREN bit is

set. The WREN bit must be set on a previous instruc-

tion. Both WR and WREN cannot be set with the same

At the completion of the write cycle, the WR bit is

cleared in hardware and the EEPROM Write Complete



## FIGURE 9-3: BLOCK DIAGRAM OF RA6 PIN



## 14.1 CCP1 Module

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

### TABLE 14-1: CCP MODE - TIMER RESOURCE

CCP Mode	Timer Resource
Capture	Timer1 or Timer3
Compare	Timer1 or Timer3
PWM	Timer2

## 14.2 CCP2 Module

Capture/Compare/PWM Register2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. All are readable and writable.

## TABLE 14-2: INTERACTION OF TWO CCP MODULES

CCPx Mode	CCPy Mode	Interaction
Capture	Capture	TMR1 or TMR3 time-base. Time-base can be different for each CCP.
Capture	Compare	The compare could be configured for the special event trigger, which clears either TMR1 or TMR3 depending upon which time-base is used.
Compare	Compare	The compare(s) could be configured for the special event trigger, which clears TMR1 or TMR3 depending upon which time-base is used.
PWM	PWM	The PWMs will have the same frequency and update rate (TMR2 interrupt).
PWM	Capture	None
PWM	Compare	None

## 14.3 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on pin RC2/CCP1. An event is defined as one of the following:

- every falling edge
- every rising edge
- every 4th rising edge
- every 16th rising edge

The event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set; it must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new captured value.

#### 14.3.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note:	If the RC2/CCP1 is configured as an out-
	put, a write to the port can cause a capture
	condition.

#### 14.3.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (either Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work. The timer to be used with each CCP module is selected in the T3CON register.

#### 14.3.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit, CCP1IF, following any such change in Operating mode.

#### 14.3.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any RESET will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 14-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

## EXAMPLE 14-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP1CON, F	;	Turn CCP module off
MOVLW	NEW_CAPT_PS	;	Load WREG with the
		;	new prescaler mode
		;	value and CCP ON
MOVWF	CCP1CON	;	Load CCP1CON with
		;	this value





#### 14.5.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

#### TABLE 14-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	14	12	10	8	7	6.58

#### TABLE 14-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TRISC	PORTC D	ata Direction	Register						1111 1111	1111 1111
TMR2	Timer2 Mc	dule Registe	ər						0000 0000	0000 0000
PR2	Timer2 Mc	dule Period	Register						1111 1111	1111 1111
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
CCPR1L	Capture/C	ompare/PWI	M Register1	(LSB)					xxxx xxxx	uuuu uuuu
CCPR1H	Capture/C	ompare/PWI	M Register1	(MSB)					xxxx xxxx	uuuu uuuu
CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
CCPR2L	Capture/C	ompare/PWI	M Register2	(LSB)					xxxx xxxx	uuuu uuuu
CCPR2H	Capture/C	ompare/PWI	M Register2	(MSB)					xxxx xxxx	uuuu uuuu
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X2 devices; always maintain these bits clear.



## 16.2 USART Asynchronous Mode

In this mode, the USART uses standard non-return-tozero (NRZ) format (one START bit, eight or nine data bits and one STOP bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The baud rate generator produces a clock, either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- · Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

#### 16.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 16-1. The heart of the transmitter is the Transmit (serial) Shift Register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TcY), the TXREG register is empty and

flag bit TXIF (PIR1<4>) is set. This interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicated the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. Status bit TRMT is a read-only bit, which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1: The TSR register is not mapped in data memory, so it is not available to the user.
<ol> <li>Flag bit TXIF is set when enable bit TXEN is set.</li> </ol>

To set up an asynchronous transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH (Section 16.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TXIE.
- If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.
- 5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).

Note: TXIF is not cleared immediately upon loading data into the transmit buffer TXREG. The flag bit becomes valid in the second instruction cycle following the load instruction.



## FIGURE 16-1: USART TRANSMIT BLOCK DIAGRAM

## 17.4 A/D Conversions

Figure 17-3 shows the operation of the A/D converter after the GO bit has been set. Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, a 2 TAD wait is required before the next acquisition is started. After this 2 TAD wait, acquisition on the selected channel is automatically started. The GO/DONE bit can then be set to start the conversion.

Note: The GO/DONE bit should NOT be set in the same instruction that turns on the A/D.

FIGURE 17-3: A/D CONVERSION TAD CYCLES



## 17.4.1 A/D RESULT REGISTERS

The ADRESH:ADRESL register pair is the location where the 10-bit A/D result is loaded at the completion of the A/D conversion. This register pair is 16-bits wide. The A/D module gives the flexibility to left or right justify the 10-bit result in the 16-bit result register. The A/D Format Select bit (ADFM) controls this justification. Figure 17-4 shows the operation of the A/D result justification. The extra bits are loaded with '0's. When an A/D result will not overwrite these locations (A/D disable), these registers may be used as two general purpose 8-bit registers.

FIGURE 17-4: A/D RESULT JUSTIFICATION



ΒZ		Branch if	Branch if Zero						
Synt	ax:	[ <i>label</i> ] B	Zn						
Ope	rands:	-128 ≤ n ≤	127						
Ope	ration:	if Zero bit i (PC) + 2 +	if Zero bit is '1' (PC) + 2 + 2n $\rightarrow$ PC						
Statu	us Affected:	None							
Enco	oding:	1110	0000 nnr	nn nnnn					
Desc	cription:	If the Zero gram will b The 2's co added to th have incre instruction PC+2+2n. a two-cycle	bit is '1', the pranch. mplement nume PC. Since mented to fe , the new add This instruction.	en the pro- umber '2n' is e the PC will etch the next dress will be otion is then					
Word	ds:	1							
Cycl	es:	1(2)	1(2)						
Q C If Ju	ycle Activity: ump:								
	Q1	Q2	Q3	Q4					
	Decode	Read literal 'n'	Process Data	Write to PC					
	No	No	No	No					
	operation	operation	operation	operation					
If No	o Jump:	00	00	<u>.</u>					
ĺ	Q1 Decede	Q2 Dead literal	Q3 Draaaaa	Q4					
	Decode	head illerai	Data	operation					
<u>Exar</u>	mple: Before Instru PC After Instruct If Zero PC	HERE Iction = add tion = 1; = add	BZ Jump dress (HERE) dress (Jump)	)					

CALL	Subrouti	ne Call		
Syntax:	[label]	CALL k	[,s]	
Operands:	0 ≤ k ≤ 10 s ∈ [0,1]	48575		
Operation:	$\begin{array}{l} (PC) + 4 \\ k \rightarrow PC < 2 \\ \text{if } s = 1 \\ (W) \rightarrow W3 \\ (STATUS) \\ (BSR) \rightarrow \end{array}$	→ TOS, 20:1>, S, ) → STA BSRS	TUSS,	
Status Affected:	None			
Encoding: 1st word (k<7:0> 2nd word(k<19:8	) 1110 S>) 1111	110s k <sub>19</sub> kkk	k <sub>7</sub> kkk kkkk	kkkk <sub>0</sub> kkkk <sub>8</sub>
Description:	subroutin memory r address (l return sta STATUS a also push shadow re and BSRS occurs (d value 'k' is CALL is a	e call of ange. F PC+ 4) is ck. If 's' and BSF ed into t egisters, S. If 's' = efault). T s loaded two-cyc	irst, retur s pushed = 1, the register heir resp WS, ST/ 0, no up hen, the into PC- le instruct	n onto the W, s are ective ATUSS odate 20-bit <20:1>. ction.
Words:	2			
Cycles:	2			
Q Cycle Activity	:			<b>.</b>
Q1	Q2	Q3		Q4
Decode	'k'<7:0>,	stacl	k iki Wri	<19:8>, ite to PC
No	No	No	ion or	No
operation	operation	operat		
Example:	HERE	CALL	THERE,	1
Before Instru	uction		\ \	
PU After Instruc	= address	5 (HERE	)	
PC TOS WS BSRS STATUS	= address = address = W = BSR S= STATU	S (THER: S (HERE	E) + 4)	

DAV	v	Decimal	Adjust W Re	gister	DE	CF	Decreme	nt f		
Synt	ax:	[ label ]	DAW		Syn	tax:	[label]	DECF f[,d[	,a]	
Ope	rands:	None			Ope	erands:	$0 \le f \le 255$	5		
Ope	ration:	lf [W<3:0 (W<3:0>	)> >9] or [DC = ) + 6 → W<3:0	= 1] then 0>;			d ∈ [0,1] a ∈ [0,1]			
		else	/	,	Ope	eration:	(f) – 1 $\rightarrow$ 0	dest		
		(W<3:0>	$) \rightarrow W < 3:0>;$	Stat	us Affected:	C, DC, N,	OV, Z			
	If $[W < 7:4 > >9]$ or $[C = 1]$ then		Enc	oding:	0000	01da ff	ff ffff			
		(W<7:4>	$) + 6 \rightarrow W < 7$ :	4>;	Des	cription:	Decremer	nt register 'f'.	If 'd' is 0, the	
		else					result is st	ored in W. If	'd' is 1, the	
<u>.</u>	A.(( ) )	(VV<7:4>	$) \rightarrow$ VV<7:4>;				result is st	ored back in f 'a' is 0 the	register 't'	
Stati	us Affected:	C	<u> </u>		1		Bank will b	be selected,	overriding	
Enco	oding:	0000	0000 000	00 0111	J		the BSR v	alue. If 'a' =	1, then the	
Des	cription:	DAW adj	DAW adjusts the eight-bit value in W, resulting from the earlier addi- tion of two variables (each in				bank will be selected as per the			
		tion of tw				ala .		e (delauit).		
		packed BCD format) and produces			VVOI	us:				
		a correct	packed BCD	result.	Cyc	les:	1			
Wor	ds:	1			QO	Cycle Activity:		00	04	
Cycl	es:	1				Decode	Q2 Bead	Process	Q4 Write to	
QC	ycle Activity:					Decode	register 'f'	Data	destination	
	Q1	Q2	Q3	Q4	ı					
	Decode	Read register W	Process Data	Write W	<u>Exa</u>	mple:	DECF (	CNT, 1, 0		
Exa	mple1:	DAW			-	CNT	= 0x01			
	Before Instru	iction				Z	= 0			
	W	= 0xA5				After Instruct	tion			
	C DC	= 0 = 0				Z	= 0000			
	After Instruct	tion								
	W	= 0x05								
	C DC	= 1 = 0								
<u>Exa</u>	<u>mple 2</u> :	-								
	Before Instru	iction								
	W	= 0xCE								
	DC	= 0 = 0								
	After Instruct	tion								
	W	= 0x34								
	DC	= 1 = 0								

TE	BLWT	Table Wri	te						
Sy	ntax:	[ label ]	TBLWT (	*; *+; *-;	+*)				
Op	perands:	None							
Oŗ	peration:	if TBLWT* (TABLAT) TBLPTR - if TBLWT* (TABLAT) (TBLPTR) if TBLWT* (TABLAT) (TBLPTR) if TBLWT- (TBLPTR) (TABLAT)	if TBLWT*, (TABLAT) $\rightarrow$ Holding Register; TBLPTR - No Change; if TBLWT*+, (TABLAT) $\rightarrow$ Holding Register; (TBLPTR) +1 $\rightarrow$ TBLPTR; if TBLWT*-, (TABLAT) $\rightarrow$ Holding Register; (TBLPTR) -1 $\rightarrow$ TBLPTR; if TBLWT+*, (TBLPTR) +1 $\rightarrow$ TBLPTR; (TABLAT) $\rightarrow$ Holding Register;						
Sta	atus Affecte	ed: None							
Er	acoding:	0000	0000	0000	11nn nn=0 * =1 *+ =2 *- =3 +*				
		TBLPTR to determine which of the 8 holding registers the TABLAT data is written to. The 8 holding registers are used to program the contents of Pro- gram Memory (P.M.). See Section 5.0 for information on writing to FLASH memory. The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2 MBtye address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word							
		<ul> <li>no char</li> <li>nost-inc</li> </ul>	ige srement						
		<ul> <li>post-inc</li> <li>post-de</li> </ul>	crement						
		<ul> <li>pre-incr</li> </ul>	pre-increment						
W	ords:	1							
Су	cles:	2							
Q	Cycle Activ	vity:							
i	Q1	Q2	Q3	C	.4				
	Decode	No operation	No operation	N opera	o ation				
	No operation	No operation	No operation	N opera	o ation				

## TBLWT Table Write (Continued)

Example1:	TBLWT	*+;	
Before Instructi	on		
TABLAT TBLPTR HOLDING F	REGISTER	= =	0x55 0x00A356
(0x00A356)		=	0xFF
After Instruction	ns (table v	vrite co	ompletion)
TABLAT TBLPTR HOLDING F	REGISTER	= =	0x55 0x00A357
(0x00A356)		=	0x55
Example 2:	TBLWT	+*;	
Before Instructi	on		
TABLAT TBLPTR HOLDING F	REGISTER	= =	0x34 0x01389A
(0x01389A)		=	0xFF
(0x01389B)	IEGISTER	=	0xFF
After Instruction	ו (table w	rite cor	mpletion)
TABLAT TBLPTR HOLDING F	REGISTER	= =	0x34 0x01389B
(0x01389A) HOLDING F	REGISTER	=	0xFF
(0x01389B)	Laioren	=	0x34

(Read

TABLAT)

(Write to Holding

Register or Memory)

## 21.0 DEVELOPMENT SUPPORT

The  ${\rm PICmicro}^{\circledast}$  microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
  - MPASM<sup>™</sup> Assembler
  - MPLAB C17 and MPLAB C18 C Compilers
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - ICEPIC™ In-Circuit Emulator
- In-Circuit Debugger
  - MPLAB ICD
- Device Programmers
  - PRO MATE<sup>®</sup> II Universal Device Programmer
- PICSTART<sup>®</sup> Plus Entry-Level Development Programmer
- Low Cost Demonstration Boards
  - PICDEM<sup>™</sup> 1 Demonstration Board
  - PICDEM 2 Demonstration Board
  - PICDEM 3 Demonstration Board
  - PICDEM 17 Demonstration Board
  - KEELOQ<sup>®</sup> Demonstration Board

## 21.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> based application that contains:

- An interface to debugging tools
  - simulator
  - programmer (sold separately)
  - emulator (sold separately)
  - in-circuit debugger (sold separately)
- A full-featured editor
- A project manager
- Customizable toolbar and key mapping
- · A status bar
- On-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
  - source files
  - absolute listing file
  - machine code

The ability to use MPLAB IDE with multiple debugging tools allows users to easily switch from the costeffective simulator to a full-featured emulator with minimal retraining.

## 21.2 MPASM Assembler

The MPASM assembler is a full-featured universal macro assembler for all PICmicro MCU's.

The MPASM assembler has a command line interface and a Windows shell. It can be used as a stand-alone application on a Windows 3.x or greater system, or it can be used through MPLAB IDE. The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file that contains source lines and generated machine code, and a COD file for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects.
- User-defined macros to streamline assembly code.
- Conditional assembly for multi-purpose source files.
- Directives that allow complete control over the assembly process.

## 21.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI 'C' compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

## FIGURE 22-10: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)



## TABLE 22-9: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Param. No.	Symbol	Characteristic			Min	Мах	Units	Conditions
50	TccL	CCPx input low	No Prescaler		0.5 Tcy + 20	—	ns	
		time	With	PIC18FXXX	10	_	ns	
			Prescaler	PIC18LFXXX	20	—	ns	
51	TccH	ccH CCPx input high time	No Prescaler		0.5 Tcy + 20	—	ns	
			With	PIC18FXXX	10	—	ns	
			Prescaler	PIC18LFXXX	20	—	ns	
52	TccP	CCPx input perio	CCPx input period			—	ns	N = prescale value (1,4 or 16)
53	TccR	CCPx output fall	time	PIC18FXXX	—	25	ns	
				PIC18LFXXX	—	60	ns	VDD = 2V
54	TccF	CCPx output fall	time	PIC18FXXX	—	25	ns	
				PIC18LFXXX	_	60	ns	VDD = 2V

## TABLE 22-21: A/D CONVERTER CHARACTERISTICS: PIC18FXX2 (INDUSTRIAL, EXTENDED) PIC18LFXX2 (INDUSTRIAL)

Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
A01	NR	Resolution	—	_	10	bit	
A03	EIL	Integral linearity error	—	—	<±1	LSb	VREF = VDD = 5.0V
A04	Edl	Differential linearity error	—	—	<±1	LSb	VREF = VDD = 5.0V
A05	EG	Gain error	—	—	<±1	LSb	VREF = VDD = 5.0V
A06	EOFF	Offset error	—	—	<±1.5	LSb	VREF = VDD = 5.0V
A10	—	Monotonicity	g	uarantee	j(2)	_	$VSS \leq VAIN \leq VREF$
A20 A20A	VREF	Reference Voltage (VREFH – VREFL)	1.8V 3V			V V	VDD < 3.0V VDD ≥ 3.0V
A21	VREFH	Reference voltage High	AVss	_	AVDD + 0.3V	V	
A22	VREFL	Reference voltage Low	AVss - 0.3V	_	VREFH	V	
A25	VAIN	Analog input voltage	AVss - 0.3V	_	AVDD + 0.3V	V	VDD ≥ 2.5V (Note 3)
A30	ZAIN	Recommended impedance of analog voltage source	—	_	2.5	kΩ	(Note 4)
A50	IREF	VREF input current (Note 1)	—		5 150	μΑ μΑ	During VAIN acquisition During A/D conversion cycle

Note 1: Vss  $\leq$  VAIN  $\leq$  VREF

2: The A/D conversion result never decreases with an increase in the Input Voltage, and has no missing codes.

**3:** For VDD < 2.5V, VAIN should be limited to < .5 VDD.

4: Maximum allowed impedance for analog voltage source is 10 kΩ. This requires higher acquisition times.



#### FIGURE 22-22: A/D CONVERSION TIMING



## FIGURE 23-7: TYPICAL IDD vs. Fosc OVER VDD (LP MODE)





TBLRD249	9
TBLWT250	О
TSTFSZ251	1
XORLW251	1
XORWF	2
Summary Table214	4
Instructions in Program Memory	D
Two-Word Instructions 41	1
INT Interrupt (BB0/INT). See Interrupt Sources	•
INTCON Begister	
BBIF Bit 90	n
INTCON Begisters 75_77	7
Inter-Integrated Circuit See I <sup>2</sup> C	'
Interrupt Sources 10F	5
A/D Conversion Complete 18/	1
Capture Complete (CCP)	1
Capture Complete (CCP)	9
	5
	2
Interrupt-on-Change (RB7:RB4)	5
PORIB, Interrupt-on-Change	2
RBU/INT PIN, External85	2
IMR0	2
IMR0 Overflow	S
IMR1 Overflow 107, 109	9
TMR2 to PR2 Match 112	2
TMR2 to PR2 Match (PWM) 111, 122	2
TMR3 Overflow113, 115	5
USART Receive/Transmit Complete	5
Interrupts73	3
Logic74	4
Interrupts, Enable Bits	
CCP1 Enable (CCP1IE Bit)119	Э
Interrupts, Flag Bits	
A/D Converter Flag (ADIF Bit)	3
CCP1 Flag (CCP1IF Bit)119	Э
CCP1IF Flag (CCP1IF Bit)120	С
Interrupt-on-Change (RB7:RB4) Flag	
(RBIF Bit)90	0
IORLW	4
IORWF	4
IPR Registers	3

## Κ

KEELOQ Evaluation	and Programming	Tools	256
-------------------	-----------------	-------	-----

## L

LFSR	
Lookup Tables	
Computed GOTO	41
Table Reads, Table Writes	41
Low Voltage Detect	189
Converter Characteristics	
Effects of a RESET	193
Operation	192
Current Consumption	193
During SLEEP	193
Reference Voltage Set Point	193
Typical Application	189
LVD. See Low Voltage Detect.	189

## Μ

Master SSP (MSSP) Module Overview	
Master Synchronous Serial Port (MSSP). See MSSP.	
Master Synchronous Senai Port. See MSSP	
Dete Memory (10	
Data Memory	
Program Memory	
Migration from Boooling to Enhanced Devices	'
Migration from Baseline to Enhanced Devices	
Migration from High-End to Enhanced Devices	
MOVEE 233	
MOVI B 236	
MOVLB	
MOV/WE 237	,
MPLAB C17 and MPLAB C18 C Compilers 253	
MPLABICD In Circuit Dobuggor 255	
MPLABICE High Performance Universal In Circuit	'
Emulator with MPLAB IDE 254	
MPLAB Integrated Development	
Environment Software 253	
MPLINK Object Linker/MPLIB Object Librarian 255	'
Control Bagisters (general) 125	
Enabling SPLI/O	
Operation 128	
Typical Connection 120	
MSSP Module	
SPI Master Mode 130	
SPI Master /Slave Connection 129	
SPI Slave Mode 131	
MILLIW 238	
MULWF	
N	
NECE 230	
NOP 230	
NOF	
0	
Opcode Field Descriptions	2
OPTION REG Register	

105
105
105
105
17
17
17
17
17
17
17
17
17
195
7, 109, 115
113
203