



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?


"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f452t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



8.0 INTERRUPTS

The PIC18FXX2 devices have multiple interrupt sources and an interrupt priority feature that allows each interrupt source to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 000008h and the low priority interrupt vector is at 000018h. High priority interrupt events will override any low priority interrupts that may be in progress.

There are ten registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2
- PIE1, PIE2
- IPR1, IPR2

It is recommended that the Microchip header files supplied with MPLAB® IDE be used for the symbolic bit names in these registers. This allows the assembler/compiler to automatically take care of the placement of these bits within the specified register.

Each interrupt source, except INTO, has three bits to control its operation. The functions of these bits are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- · Priority bit to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set. Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared. When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 000008h or 000018h, depending on the priority level. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PICmicro® mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 000008h in Compatibility mode.

When an interrupt is responded to, the Global Interrupt Enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (000008h or 000018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.

Note:

Do not use the MOVFF instruction to modify any of the Interrupt control registers while **any** interrupt is enabled. Doing so may cause erratic microcontroller behavior.

FIGURE 9-2: BLOCK DIAGRAM OF RA4/T0CKI PIN





FIGURE 9-3: BLOCK DIAGRAM OF RA6 PIN



9.5 **PORTE, TRISE and LATE** Registers

This section is only applicable to the PIC18F4X2 devices.

PORTE is a 3-bit wide, bi-directional port. The corresponding Data Direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register reads and writes the latched output value for PORTE.

PORTE has three pins (RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/AN7) which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

Register 9-1 shows the TRISE register, which also controls the parallel slave port operation.

PORTE pins are multiplexed with analog inputs. When selected as an analog input, these pins will read as '0's.


TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

On a Power-on Reset, these pins are Note: configured as analog inputs.

EXAMPLE 9-5: INITIALIZING PORTE

CLRF	PORTE	; Initialize PORTE by ; clearing output
		; data latches
CLRF	LATE	; Alternate method
		; to clear output
		; data latches
MOVLW	0x07	; Configure A/D
MOVWF	ADCON1	; for digital inputs
MOVLW	0x05	; Value used to
		; initialize data
		; direction
MOVWF	TRISE	; Set RE<0> as inputs
		; RE<1> as outputs
		; RE<2> as inputs
		-

FIGURE 9-9: PORTE BLOCK DIAGRAM IN I/O PORT MODE



Note 1: I/O pins have diode protection to VDD and Vss.

NOTES:

11.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers; TMR1H and TMR1L)
- Readable and writable (both registers)
- · Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- · RESET from CCP module special event trigger

Figure 11-1 is a simplified block diagram of the Timer1 module.

Register 11-1 details the Timer1 control register. This register controls the Operating mode of the Timer1 module, and contains the Timer1 oscillator enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit TMR1ON (T1CON<0>).

REGISTER 11-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

- bit 7 RD16: 16-bit Read/Write Mode Enable bit
 - 1 = Enables register Read/Write of Timer1 in one 16-bit operation
 - 0 = Enables register Read/Write of Timer1 in two 8-bit operations
- bit 6 Unimplemented: Read as '0'
- bit 5-4 T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits
 - 11 = 1:8 Prescale value
 - 10 = 1:4 Prescale value
 - 01 = 1:2 Prescale value
 - 00 = 1:1 Prescale value
- bit 3 T10SCEN: Timer1 Oscillator Enable bit
 - 1 = Timer1 Oscillator is enabled
 - 0 = Timer1 Oscillator is shut-off

The oscillator inverter and feedback resistor are turned off to eliminate power drain.

bit 2 T1SYNC: Timer1 External Clock Input Synchronization Select bit

When TMR1CS = 1:

- 1 = Do not synchronize external clock input
- 0 = Synchronize external clock input

When TMR1CS = 0:

This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.

- bit 1 TMR1CS: Timer1 Clock Source Select bit
 - 1 = External clock from pin RC0/T1OSO/T13CKI (on the rising edge)
 - 0 = Internal clock (Fosc/4)
- bit 0 TMR10N: Timer1 On bit
 - 1 = Enables Timer1
 - 0 = Stops Timer1

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

12.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- 8-bit period register (PR2)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match of PR2
- SSP module optional use of TMR2 output to generate clock shift

Timer2 has a control register shown in Register 12-1. Timer2 can be shut-off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption. Figure 12-1 is a simplified block diagram of the Timer2 module. Register 12-1 shows the Timer2 control register. The prescaler and postscaler selection of Timer2 are controlled by this register.

12.1 **Timer2 Operation**

Timer2 can be used as the PWM time-base for the PWM mode of the CCP module. The TMR2 register is readable and writable, and is cleared on any device RESET. The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>). The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

The prescaler and postscaler counters are cleared when any of the following occurs:

- · a write to the TMR2 register
- · a write to the T2CON register
- anv device RESET (Power-on Reset, MCLR) Reset, Watchdog Timer Reset, or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

REGISTER 12-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

bit 7 Unimplemented: Read as '0'

bit 6-3 TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits

> 0000 = 1:1 Postscale 0001 = 1:2 Postscale

1111 = 1:16 Postscale

bit 2 TMR2ON: Timer2 On bit

1 = Timer2 is on

0 = Timer2 is off

T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits bit 1-0

00 = Prescaler is 1 01 = Prescaler is 4 1x = Prescaler is 16

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

'1' = Bit is set - n = Value at POR '0' = Bit is cleared x = Bit is unknown

NOTES:

TABLE 14-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TRISC	PORTC D	ata Direction	Register						1111 1111	1111 1111
TMR1L	Holding Re	egister for th	e Least Sigr	nificant Byte	of the 16-bit	:TMR1 Reg	gister		xxxx xxxx	uuuu uuuu
TMR1H	Holding Re	egister for th	e Most Sign	ificant Byte	of the 16-bit	TMR1 Reg	ister		xxxx xxxx	uuuu uuuu
T1CON	RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00 0000	u-uu uuuu
CCPR1L	Capture/C	ompare/PWI	M Register1	(LSB)					xxxx xxxx	uuuu uuuu
CCPR1H	Capture/C	ompare/PWI	M Register1	(MSB)					xxxx xxxx	uuuu uuuu
CCP1CON	1	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
CCPR2L	Capture/C	ompare/PWI	M Register2	(LSB)					xxxx xxxx	uuuu uuuu
CCPR2H	Capture/C	ompare/PWI	M Register2	(MSB)					xxxx xxxx	uuuu uuuu
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
PIR2	_	_	_	EEIE	BCLIF	LVDIF	TMR3IF	CCP2IF	0 0000	0 0000
PIE2	_	_	-	EEIF	BCLIE	LVDIE	TMR3IE	CCP2IE	0 0000	0 0000
IPR2	EEIP BCLIP LVDIP TMR3IP CCP2IP								1 1111	1 1111
TMR3L	Holding Register for the Least Significant Byte of the 16-bit TMR3 Register									uuuu uuuu
TMR3H	Holding Re	egister for th	e Most Sign	ificant Byte	of the 16-bit	TMR3 Reg	ister		xxxx xxxx	uuuu uuuu
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	uuuu uuuu

 $\label{eq:continuous} \textbf{Legend:} \quad \textbf{x} = \textbf{unknown}, \textbf{u} = \textbf{unchanged}, \textbf{-} = \textbf{unimplemented}, \textbf{read as '0'}. \textbf{Shaded cells are not used by Capture and Timer1}.$

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2x2 devices; always maintain these bits clear.

15.4.7 BAUD RATE GENERATOR

In I²C Master mode, the baud rate generator (BRG) reload value is placed in the lower 7 bits of the SSPADD register (Figure 15-17). When a write occurs to SSPBUF, the baud rate generator will automatically begin counting. The BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (TCY) on the Q2 and Q4 clocks. In I²C Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by \overline{ACK}), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

Table 15-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.

FIGURE 15-17: BAUD RATE GENERATOR BLOCK DIAGRAM




TABLE 15-3: I²C CLOCK RATE W/BRG

FcY	Fcy*2	BRG Value	FSCL ⁽²⁾ (2 Rollovers of BRG)
10 MHz	20 MHz	19h	400 kHz ⁽¹⁾
10 MHz	20 MHz	20h	312.5 kHz
10 MHz	20 MHz	3Fh	100 kHz
4 MHz	8 MHz	0Ah	400 kHz ⁽¹⁾
4 MHz	8 MHz	0Dh	308 kHz
4 MHz	8 MHz	28h	100 kHz
1 MHz	2 MHz	03h	333 kHz ⁽¹⁾
1 MHz	2 MHz	0Ah	100kHz
1 MHz	2 MHz	00h	1 MHz ⁽¹⁾

Note 1: The I²C interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

2: Actual frequency will depend on bus conditions. Theoretically, bus conditions will add rise time and extend low time of clock period, producing the effective frequency.

FIGURE 16-6: SYNCHRONOUS TRANSMISSION





FIGURE 16-7: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and Vss), or the voltage level on the RA3/AN3/VREF+ pin and RA2/AN2/VREF- pin.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the A/D conversion clock must be derived from the A/D's internal RC oscillator.


The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

A device RESET forces all registers to their RESET state. This forces the A/D module to be turned off and any conversion is aborted.

Each port pin associated with the A/D converter can be configured as an analog input (RA3 can also be a voltage reference) or as a digital I/O.

The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH/ADRESL registers, the GO/DONE bit (ADCON0<2>) is cleared, and A/D interrupt flag bit, ADIF is set. The block diagram of the A/D module is shown in Figure 17-1.

FIGURE 17-1: A/D BLOCK DIAGRAM



22.1 DC Characteristics: PIC18FXX2 (Industrial, Extended) PIC18LFXX2 (Industrial) (Continued)

PIC18LFXX2 (Industrial)				Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial						
PIC18FXX2 (Industrial, Extended)				Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{Ta} \leq +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \leq \text{Ta} \leq +125^{\circ}\text{C}$ for extended						
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions			
		Module Differential Cur	rent							
D022	Δlwdt	Watchdog Timer PIC18LFXX2	_	.75 2 10	1.5 8 25	μΑ μΑ μΑ	VDD = 2.0V, +25°C VDD = 2.0V, -40°C to +85°C VDD = 4.2V, -40°C to +85°C			
D022		Watchdog Timer PIC18FXX2		7 10 25	15 25 40	μΑ μΑ μΑ	VDD = 4.2V, +25°C VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C			
D022A	Δlbor	Brown-out Reset ⁽⁵⁾ PIC18LFXX2		29 29 33	35 45 50	μΑ μΑ μΑ	VDD = 2.0V, +25°C VDD = 2.0V, -40°C to +85°C VDD = 4.2V, -40°C to +85°C			
D022A		Brown-out Reset ⁽⁵⁾ PIC18FXX2		36 36 36	40 50 65	μΑ μΑ μΑ	VDD = 4.2V, +25°C VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C			
D022B	Δllvd	Low Voltage Detect ⁽⁵⁾ PIC18LFXX2		29 29 33	35 45 50	μΑ μΑ μΑ	VDD = 2.0V, +25°C VDD = 2.0V, -40°C to +85°C VDD = 4.2V, -40°C to +85°C			
D022B		Low Voltage Detect ⁽⁵⁾ PIC18FXX2		33 33 33	40 50 65	μΑ μΑ μΑ	VDD = 4.2V, +25°C VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C			
D025	ΔITMR1	Timer1 Oscillator PIC18LFXX2		5.2 5.2 6.5	30 40 50	μΑ μΑ μΑ	VDD = 2.0V, +25°C VDD = 2.0V, -40°C to +85°C VDD = 4.2V, -40°C to +85°C			
D025		Timer1 Oscillator PIC18FXX2	_ _ _	6.5 6.5 6.5	40 50 65	μΑ μΑ μΑ	VDD = 4.2V, +25°C VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C			

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode, or during a device RESET, without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD MCLR = VDD; WDT enabled/disabled as specified.

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR,...).
- **4:** For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
- 5: The LVD and BOR modules share a large portion of circuitry. The ΔIBOR and ΔILVD currents are not additive. Once one of these modules is enabled, the other may also be enabled without further penalty.

FIGURE 22-10: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)




TABLE 22-9: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Param. No.	Symbol	CI	naracteristic		Min	Max	Units	Conditions
50	TccL	CCPx input low	No Prescal	er	0.5 Tcy + 20		ns	
		time	With	PIC18FXXX	10	_	ns	
			Prescaler	PIC18 LF XXX	20		ns	
51	TccH	CCPx input	No Prescal	er	0.5 Tcy + 20		ns	
		high time	With	PIC18FXXX	10	_	ns	
			Prescaler	PIC18 LF XXX	20	_	ns	
52	TccP	CCPx input perio	od		<u>3 Tcy + 40</u> N		ns	N = prescale value (1,4 or 16)
53	TccR	CCPx output fall	time	PIC18FXXX	_	25	ns	
				PIC18 LF XXX	_	60	ns	VDD = 2V
54	TccF	CCPx output fall	time	PIC18FXXX		25	ns	
				PIC18 LF XXX		60	ns	VDD = 2V

FIGURE 22-18: MASTER SSP I²C BUS START/STOP BITS TIMING WAVEFORMS




TABLE 22-17: MASTER SSP I²C BUS START/STOP BITS REQUIREMENTS

Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions	
90	Tsu:sta	START condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	Only relevant for	
		Setup time	400 kHz mode	2(Tosc)(BRG + 1)	_		Repeated START	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		condition	
91	THD:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	After this period, the	
		Hold time	400 kHz mode	2(Tosc)(BRG + 1)	_		first clock pulse is	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		generated	
92	Tsu:sto	STOP condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns		
		Setup time	400 kHz mode	2(Tosc)(BRG + 1)	_			
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_			
93	THD:STO	STOP condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns		
		Hold time	400 kHz mode	2(Tosc)(BRG + 1)	_			
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_			

Note 1: Maximum pin capacitance = 10 pF for all I²C pins.

FIGURE 22-19: MASTER SSP I²C BUS DATA TIMING






FIGURE 23-9: TYPICAL IDD vs. FOSC OVER VDD (EC MODE)








FIGURE 23-15: IPD vs. VDD, -40°C TO +125°C (SLEEP MODE, ALL PERIPHERALS DISABLED)






FIGURE 23-16: \triangle IBOR vs. VDD OVER TEMPERATURE (BOR ENABLED, VBOR = 2.00 - 2.16V)



44-Lead Plastic Leaded Chip Carrier (L) – Square (PLCC)

lote: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES*		MILLIMETERS		3
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	р		.050			1.27	
Pins per Side	n1		11			11	
Overall Height	Α	.165	.173	.180	4.19	4.39	4.57
Molded Package Thickness	A2	.145	.153	.160	3.68	3.87	4.06
Standoff §	A1	.020	.028	.035	0.51	0.71	0.89
Side 1 Chamfer Height	А3	.024	.029	.034	0.61	0.74	0.86
Corner Chamfer 1	CH1	.040	.045	.050	1.02	1.14	1.27
Corner Chamfer (others)	CH2	.000	.005	.010	0.00	0.13	0.25
Overall Width	Е	.685	.690	.695	17.40	17.53	17.65
Overall Length	D	.685	.690	.695	17.40	17.53	17.65
Molded Package Width	E1	.650	.653	.656	16.51	16.59	16.66
Molded Package Length	D1	.650	.653	.656	16.51	16.59	16.66
Footprint Width	E2	.590	.620	.630	14.99	15.75	16.00
Footprint Length	D2	.590	.620	.630	14.99	15.75	16.00
Lead Thickness	С	.008	.011	.013	0.20	0.27	0.33
Upper Lead Width	B1	.026	.029	.032	0.66	0.74	0.81
Lower Lead Width	В	.013	.020	.021	0.33	0.51	0.53
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

^{*} Controlling Parameter

Notes

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-047

Drawing No. C04-048

[§] Significant Characteristic

I		Instruction Set	211
I/O Ports	87	ADDLW	217
I ² C (MSSP Module)		ADDWF	217
ACK Pulse	139	ADDWFC	218
Read/Write Bit Information (R/W Bit)		ANDLW	218
I ² C (SSP Module)		ANDWF	219
ACK Pulse	138	BC	219
I ² C Master Mode Reception		BCF	220
I ² C Mode		BN	220
Clock Stretching	144	BNC	221
I ² C Mode (MSSP Module)		BNN	221
Registers			222
I ² C Module			222
ACK Pulse	138, 139	_ * :	225
Acknowledge Sequence Timing			223
Baud Rate Generator		_	223
Bus Collision			
Repeated START Condition	162		224
START Condition			225
Clock Arbitration	152		226
Effect of a RESET	159		
General Call Address Support	148	_	227
Master Mode	149	_	227
Operation	150		
Repeated START Condition Timing	154		
Master Mode START Condition	153		229
Master Mode Transmission	155		229
Multi-Master Communication, Bus Collision			230
and Arbitration	159		
Multi-Master Mode			231
Operation	138		231
Read/Write Bit Information (R/W Bit)			
Serial Clock (RC3/SCK/SCL)	139		
Slave Mode	138		
Addressing			234
Reception	139		
Transmission	139		
Slave Mode Timing (10-bit Reception,			235
SEN = 0)	142		
Slave Mode Timing (10-bit Reception,			236
SEN = 1)		_	237
Slave Mode Timing (10-bit Transmission)	143	_	237
Slave Mode Timing (7-bit Reception,			238
SEN = 0)	140		238
Slave Mode Timing (7-bit Reception,			239
SEN = 1)			239
Slave Mode Timing (7-bit Transmission)			240
SLEEP Operation		PUSH	240
STOP Condition Timing			241
ICEPIC In-Circuit Emulator		RESET	241
ID Locations			242
INCF		RETLW	242
INCFSZ		RETURN	243
In-Circuit Debugger		RLCF	243
In-Circuit Serial Programming (ICSP)		RLNCF	244
INDE and ESB Registers		RRCF	244
INDF and FSR Registers Indirect Addressing Operation		RRNCF	245
Indirect Addressing Operation		SETF	245
INFSNZ		SLEEP	246
Instruction Cycle		SUBFWB	246
Instruction Cycle		SUBLW	247
Instruction Format		SUBWF	247
	210	SUBWFB	248
		SWAPF	248

TELWT	
STFSZ	125
XORLW	20
Non-Wissels	
Summary Table	
Instructions in Program Memory	45
Memory Programming Requirements Memory Programming Requirements Migration from Baseline to Enhanced Devices Migration from High-End to Enhanced Devices	
INT Interrupt (HBUNIN). See Interrupt Sources INTOON Register 90 INTCON Register 90 INTO MOVF 90 INTO MOVE 90 INTO MPLAB C18 C Compilers 90 INTO MPLAB C18 C MOVLE 90 INTO MPLAB C18 C Compilers 90 INTO MPLAB C18 C MOVLE 90 INTO MPLAB C18 C MOVLE 90 INTO MPLAB C18 C MOVLE 90 INTO MPLAB C	
NTCON Register Self Bit Sel	
RBIF Bit 90 1NTCON Registers 75-77 1nter-Integrated Circuit. See PC 119 119 119 110 110 119 110 11	
INTCON Registers	
Inter-Integrated Circuit. See PC Interrupt Sources 195 MOVFF	
Interrupt Sources	
A/D Conversion Complete (CCP) 119 Compare Complete (CCP) 119 Compare Complete (CCP) 120 INTO 85 Interrupt-on-Change (RB7:RB4) 90 PORTB, Interrupt-on-Change 85 RB0/INT Pin, External 85 TMR0 Overflow 105 TMR1 Overflow 107, 109 TMR2 to PR2 Match 111, 122 TMR2 to PR2 Match 111, 122 TMR3 Overflow 113, 115 USART Receive/Transmit Complete 165 Interrupts, Enable Bits CCP1 Enable (CCP1IE Bit) 119 Interrupts, Flag Bits A/D Converter Flag (ADIF Bit) 19 CCP1IF Flag (CCP1IF Bit) 19 CCP1IF Flag (CCP1IF Bit) 19 CCP1IF Flag (CCP1IF Bit) 19 CORLW 234 IPR Registers 82-83 K K KEELOO Evaluation and Programming Tools 256 L L LFSR 235 Lookup Tables Computed GOTO 41 Table Reads, Table Writes 441 Welkelse Detect 190 MOVLW MOVWF MOVWF MPLAB C17 and MPLAB C18 C Compilers MPLAB C17 and MPLAB C18 C Compilers MPLAB ICT and MPLAB C18 Compilers MPLAB ICT and MPLAB CD In-Circuit Emulator with MPLAB IDE MPLAB ICT and MPLAB CD In-Circuit Emulator with MPLAB IDE MPLAB ICT and M	
Capture Complete (CCP)	
Compare Complete (CCP)	
INTO	
Interrupt-on-Change (RB7:RB4)	
PORTB, Interrupt-on-Change	255
RB0/INT Pin, External	
TMR0	254
TMR0 Overflow	
TMR1 Overflow	
TMR2 to PR2 Match	
TMR2 to PR2 Match (PWM)	
TMR3 Overflow	
USART Receive/Transmit Complete	
Interrupts	
Logic	129
Interrupts, Enable Bits	
CCP1 Enable (CCP1IE Bit) 119	130
Interrupts, Flag Bits	129
A/D Converter Flag (ADIF Bit)	131
CCP1 Flag (CCP1IF Bit) 119 CCP1IF Flag (CCP1IF Bit) 120 Interrupt-on-Change (RB7:RB4) Flag NEGF (RBIF Bit) 90 IORLW 234 IORWF 234 IPR Registers 82-83 K Opcode Field Descriptions V OPTION_REG Register PSA Bit TOCS Bit TOCS Bit TOSE Bit TOSE Bit Oscillator Configuration Doscillator Configuration EC EC ECIO ECIO HS	238
CCP1IF Flag (CCP1IF Bit)	238
Interrupt-on-Change (RB7:RB4) Flag	
(RBIF Bit) 90 IORLW 234 IORWF 234 IPR Registers 82-83 K Opcode Field Descriptions KEELOQ Evaluation and Programming Tools 256 L TOCS Bit LFSR 235 Lookup Tables 235 Computed GOTO 41 Table Reads, Table Writes 41 Low Voltage Datest 189	
IORLW 234 IORWF 234 IPR Registers 82–83 K OPTION_REG Register PSA Bit TOCS Bit TOCS Bit TOPS2:TOPS0 Bits TOSE Bit Oscillator Configuration Lookup Tables EC Computed GOTO 41 Table Reads, Table Writes 41 Low Veltage Datest 189	239
ORWF	239
IPR Registers	
Control Cont	
PSA Bit TOCS Bit TOCS Bit TOPS2:T0PS0 Bits TOSE Bit TO	212
PSA Bit TOCS Bit TOPS2:T0PS0 Bits TOSE Bit TO	
L TOPS2:TOPS0 Bits LFSR 235 Lookup Tables Oscillator Configuration Computed GOTO 41 Table Reads, Table Writes 41 Low Voltage Datest 41 HS HS	105
TOSE Bit Oscillator Configuration EC EC EC Computed GOTO 41 EC EC EC EC EC EC EC E	
Contact	105
Lookup Tables Computed GOTO	105
Computed GOTO	17
Table Reads, Table Writes	17
Low Voltage Detect	17
Low Voltage DetectHS + PLI	17
	17
Converter Characteristics	17
Effects of a RESET	17
Operation	17
Current Consumption	
During SLEEP	
Reference Voltage Set Point	
Typical Application	
LVD. See Low Voltage Detect	