



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I²C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf452-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

If the main oscillator is configured for HS-PLL mode, an oscillator start-up time (TOST) plus an additional PLL time-out (TPLL) will occur. The PLL time-out is typically 2 ms and allows the PLL to lock to the main oscillator frequency. A timing diagram indicating the transition from the Timer1 oscillator to the main oscillator for HS-PLL mode is shown in Figure 2-10.





FIGURE 2-10: TIMING FOR TRANSITION BETWEEN TIMER1 AND OSC1 (HS WITH PLL)

If the main oscillator is configured in the RC, RCIO, EC or ECIO modes, there is no oscillator start-up time-out. Operation will resume after eight cycles of the main oscillator have been counted. A timing diagram, indicating the transition from the Timer1 oscillator to the main oscillator for RC, RCIO, EC and ECIO modes, is shown in Figure 2-11.

FIGURE 2-11: TIMING FOR TRANSITION BETWEEN TIMER1 AND OSC1 (RC, EC)



4.7.1 TWO-WORD INSTRUCTIONS

The PIC18FXX2 devices have four two-word instructions: MOVFF, CALL, GOTO and LFSR. The second word of these instructions has the 4 MSBs set to 1's and is a special kind of NOP instruction. The lower 12 bits of the second word contain data to be used by the instruction. If the first word of the instruction is executed, the data in the second word is accessed. If the second word of the instruction is executed by itself (first word was skipped), it will execute as a NOP. This action is necessary when the two-word instruction is preceded by a conditional instruction that changes the PC. A program example that demonstrates this concept is shown in Example 4-3. Refer to Section 20.0 for further details of the instruction set.

EXAMPLE 4-3:	TWO-WORD INSTRUCTIONS

CASE 1:								
Object Code Source Code								
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?							
1100 0001 0010 0011	MOVFF REG1, REG2 ; No, execute 2-word instruction							
1111 0100 0101 0110	; 2nd operand holds address of REG2							
0010 0100 0000 0000	ADDWF REG3 ; continue code							
CASE 2:								
Object Code	Source Code							
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?							
1100 0001 0010 0011	MOVFF REG1, REG2 ; Yes							
1111 0100 0101 0110	; 2nd operand becomes NOP							
0010 0100 0000 0000	ADDWF REG3 ; continue code							

4.8 Lookup Tables

Lookup tables are implemented two ways. These are:

- Computed GOTO
- Table Reads

4.8.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF $\,$ PCL).

A lookup table can be formed with an ADDWF PCL instruction and a group of RETLW 0xnn instructions. WREG is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW 0xnn instructions, that returns the value 0xnn to the calling function.

The offset value (value in WREG) specifies the number of bytes that the program counter should advance.

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

Note: The ADDWF PCL instruction does not update PCLATH and PCLATU. A read operation on PCL must be performed to update PCLATH and PCLATU.

4.8.2 TABLE READS/TABLE WRITES

A better method of storing data in program memory allows 2 bytes of data to be stored in each instruction location.

Lookup table data may be stored 2 bytes per program word by using table reads and writes. The table pointer (TBLPTR) specifies the byte address and the table latch (TABLAT) contains the data that is read from, or written to program memory. Data is transferred to/from program memory, one byte at a time.

A description of the Table Read/Table Write operation is shown in Section 3.0.




FIGURE 4-7: DATA MEMORY MAP FOR PIC18F252/452

REGISTER 5-1: EECON1 REGISTER (ADDRESS FA6h)

	R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD
	bit 7							bit 0
L:1 7					Assess Only at	L 14		
bit 7		•			lemory Select	DI		
		FLASH Pro						
bit 6	CFGS: FL/	ASH Progra	m/Data EE	or Configura	ation Select bit			
		Configurati						
	0 = Access	FLASH Pro	ogram or Da	ata EEPRON	/I memory			
bit 5	Unimplem	ented: Rea	d as '0'					
bit 4		ASH Row Er						
					d by TBLPTR c	on the next	WR comma	and
		n write only	tion of eras	e operation)				
bit 3	WRERR: F	LASH Prog	ram/Data E	E Error Flag	ı bit			
		-		ly terminate				
					ng in normal op	eration)		
		ite operatior	•					
		nen a WRE⊦ cing of the €			and CFGS bits	are not cle	eared. This	allows
	i u			011.				
bit 2	WREN: FL	ASH Progra	ım/Data EE	Write Enab	le bit			
		write cycles						
		write to the	EEPROM					
bit 1	WR: Write			,				
					or a program m leared by hard			
	· · ·			eared) in sof	•	ware once		ipiele. The
		ycle to the E			,			
bit 0	RD: Read	Control bit						
		s an EEPRC						
					rdware. The RI	D bit can or	ly be set (n	ot cleared)
		ot initiate ar		set when EE read	:PGD = 1.)			
	0 – 2000 H	et anitato ul						
	Legend:							
	Logona							

W = Writable bit

'1' = Bit is set

R = Readable bit


- n = Value at POR

x = Bit is unknown

U = Unimplemented bit, read as '0'

'0' = Bit is cleared










TABLE 9-5:	PORTC FUNCTIONS

Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input.
RC1/T1OSI/CCP2	bit1	ST	Input/output port pin, Timer1 oscillator input, or Capture2 input/ Compare2 output/PWM output when CCP2MX configuration bit is set.
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and I^2C modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or Data I/O (I^2 C mode).
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port data output.
RC6/TX/CK	bit6	ST	Input/output port pin, Addressable USART Asynchronous Transmit, or Addressable USART Synchronous Clock.
RC7/RX/DT	bit7	ST	Input/output port pin, Addressable USART Asynchronous Receive, or Addressable USART Synchronous Data.

Legend: ST = Schmitt Trigger input

TABLE 9-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
LATC	LATC Data Output Register							xxxx xxxx	uuuu uuuu	
TRISC	IRISC PORTC Data Direction Register								1111 1111	1111 1111

Legend: x = unknown, u = unchanged

13.0 TIMER3 MODULE

The Timer3 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers; TMR3H and TMR3L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- RESET from CCP module trigger

Figure 13-1 is a simplified block diagram of the Timer3 module.

Register 13-1 shows the Timer3 control register. This register controls the Operating mode of the Timer3 module and sets the CCP clock source.

Register 11-1 shows the Timer1 control register. This register controls the Operating mode of the Timer1 module, as well as contains the Timer1 oscillator enable bit (T1OSCEN), which can be a clock source for Timer3.

REGISTER 13-1: T3CON: TIMER3 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON
bit 7							bit 0

bit 7	RD16: 16-bit Read/Write N	Node Enable bit		
	1 = Enables register Read	/Write of Timer3 in one	e 16-bit operation	
	0 = Enables register Read	/Write of Timer3 in two	o 8-bit operations	
bit 6-3	T3CCP2:T3CCP1: Timer3	and Timer1 to CCPx	Enable bits	
	1x = Timer3 is the clock so	ource for compare/cap	ture CCP modules	
	01 = Timer3 is the clock so			
		ource for compare/cap		
	00 = Timer1 is the clock so	ource for compare/cap	ture CCP modules	
bit 5-4	T3CKPS1:T3CKPS0: Time	er3 Input Clock Presca	ale Select bits	
	11 = 1:8 Prescale value			
	10 = 1:4 Prescale value			
	01 = 1:2 Prescale value			
	00 = 1:1 Prescale value			
bit 2	T3SYNC: Timer3 External	• •		
	(Not usable if the system of	CIOCK COMES FROM TIME	er i/Timer3)	
	<u>When TMR3CS = 1:</u> 1 = Do not synchronize ex	tornal clock input		
	0 = Synchronize external of			
	When TMR3CS = 0 :			
	This bit is ignored. Timer3	uses the internal clock	when TMB3CS - 0	
bit 1	TMR3CS: Timer3 Clock S			
	1 = External clock input fr	ter the first falling edge		
	0 = Internal clock (Fosc/4		·)	
bit 0	TMR3ON: Timer3 On bit	/		
Sit 0	1 = Enables Timer3			
	0 = Stops Timer3			
	Legend:			
	R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
	- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
	··· -			-

15.4.6.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a Repeated START condition. Since the Repeated START condition is also the beginning of the next serial transfer, the I^2C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. START and STOP conditions indicate the beginning and end of transmission.

The baud rate generator used for the SPI mode operation is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz I^2C operation. See Section 15.4.7 ("Baud Rate Generator"), for more detail. A typical transmit sequence would go as follows:

- 1. The user generates a START condition by setting the START enable bit, SEN (SSPCON2<0>).
- SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPBUF with the slave address to transmit.
- 4. Address is shifted out the SDA pin until all 8 bits are transmitted.
- 5. The MSSP Module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 7. The user loads the SSPBUF with eight bits of data.
- 8. Data is shifted out the SDA pin until all 8 bits are transmitted.
- 9. The MSSP Module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a STOP condition by setting the STOP enable bit PEN (SSPCON2<2>).
- 12. Interrupt is generated once the STOP condition is complete.

NOTES:

Byte-oriented file register operations Example Instruction 15 10 9 8 7 0 OPCODE d a f (FILE #) ADDWF MYREG, W, B	
OPCODE d a f (FILE #) ADDWF MYREG, W, B	
d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address	
Byte to Byte move operations (2-word)	
15 12 11 0 OPCODE f (Source FILE #) MOVFF MYREG1, MYREG2 15 12 11 0 1111 f (Destination FILE #) f = 12-bit file register address	
Bit-oriented file register operations	
15 12 11 9 8 7 0 OPCODE b (BIT #) a f (FILE #) BSF MYREG, bit, B b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address f BSF MYREG, bit, B	
Literal operations	
15 8 7 0 OPCODE k (literal) MOVLW 0x7F k = 8-bit immediate value K	
Control operations	
CALL, GOTO and Branch operations	
15 8 7 0 OPCODE n<7:0> (literal) GOTO Label 15 12 11 0 1111 n<19:8> (literal) 1111	
n = 20-bit immediate value	
15 8 7 0 OPCODE S n<7:0> (literal) CALL MYFUNC 15 12 11 0 n<19:8> (literal) S = Fast bit	
15 11 10 0 OPCODE n<10:0> (literal) BRA MYFUNC	
15 8 7 0 OPCODE n<7:0> (literal) BC MYFUNC	

CPFSGT Compare f with W, skip if f > V									
Synt	ax:	[label] C	PFSGT	f [,a]					
Ope	rands:	0 ≤ f ≤ 255 a ∈ [0,1]	5						
Ope	ration:	(f) – (W), skip if (f) >	· (W)						
		(unsigned	comparis	on)					
Statu	us Affected:	None	None						
Enco	oding:	0110	010a	ffff	ffff				
Description: Compares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction. If the contents of 'f' are greater if the contents of WREG, then th fetched instruction is discarded a NOP is executed instead, mail this a two-cycle instruction. If 'a 0, the Access Bank will be selected, overriding the BSR va- If 'a' = 1, then the bank will be selected as per the BSR value				ater than on the ded and making . If 'a' is R value. be					
Wor	de.	(default). 1							
Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.									
00	cycle Activity:	-							
	Q1	Q2	Q3		Q4				
	Decode	Read	Process		No				
		register 'f'	Data	ор	eration				
lf sk									
	Q1 No	Q2 No	Q3 No		Q4 No				
	operation	operation	operatior	n op	eration				
lf sł	kip and follow								
	Q1	Q2	Q3		Q4				
	No	No	No		No				
	operation	operation	operation	n op	eration				
	No operation	No operation	No operatior	n op	No eration				
<u>Exar</u>	<u>nple</u> :	HERE NGREATER GREATER	CPFSGT : :	REG,	0				
Before Instruction PC = Address (HERE) W = ?									
	After Instruction								
	If REG PC		dress (GR	EATER)					
	If REG PC	≤ W; = Ad		REATEF	2)				

CPF	SLT	Compare	f with W, sk	ip if f < W					
Synt	ax:	[label] C	CPFSLT f[,	a]					
Ope	rands:	0 ≤ f ≤ 255 a ∈ [0,1]	5						
Ope	ration:	(f) - (W),							
•		skip if (f) <							
			(unsigned comparison)						
Statu	tus Affected: None coding: 0110 000a ffff fff								
Enco	oding:	0110	000a fff	ff ffff					
Des	cription:	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected. If 'a' is 1, the BSR will not be overridden (default).							
Wor	ds:	1							
Cycl		1(2)							
0,0		()	cycles if skip	and followed					
		by	a 2-word ins	struction.					
QC	Cycle Activity:	_	0.0	<u> </u>					
	Q1 Decode	Q2 Read	Q3 Process	Q4 No					
	Decoue	register 'f'	Data	operation					
lf sł	kip:								
	Q1	Q2	Q3	Q4					
	No	No	No	No					
lf al	operation	operation	operation	operation					
II Sr	kip and follow Q1	Q2	Q3	Q4					
	No	No	No	No					
	operation	operation	operation	operation					
	No	No	No	No					
	operation	operation	operation	operation					
Example: HERE CPFSLT NLESS : LESS :				1					
Before Instruction									
PC = Address (HERE) W = ?									
	After Instruction								
	If REG	< W;	;						
	PC	= Ad	dress (LESS))					
	If REG PC	≥ W; = Ad	; Idress (NLES:	S)					
		, (0							

IORLW	ral with	w		
Syntax:	[label]	IORLW	k	
Operands:	$0 \le k \le 25$	5		
Operation:	(W) .OR.	$k \to W$		
Status Affected:	N, Z			
Encoding:	0000	1001	kkkk	kkkk
Description:	The conte the eight- placed in	bit literal		•••
Words:	1			
Cycles:	1			
Q Cycle Activity	:			
Q1	Q2	Q3	3	Q4
Decode	Read literal 'k'	Proce Data		ite to W
Example:	IORLW	0x35		
Before Instru	uction			
W	= 0x9A			
After Instruc	tion			
W	= 0xBF			

IORWF Inclusive OR W with f						
Syntax:	[label]	IORWF f[,d [,a]			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	(W) .OR.	(f) \rightarrow dest				
Status Affected:	N, Z					
Encoding:	0001	00da ff	ff ffff			
	is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
<u>Example</u> :	IORWF R	ESULT, 0, 1	L			
Before Instruction RESULT = 0x13						

Delote instruction				
RESULT	=	0x13		
W	=	0x91		
After Instruct	ion			
DECULT	_	0v12		

RESULT	=	0x13
W	=	0x93

URN	Return from Subroutine						
ax:	[label]	RETURI	N [s]				
rands:	$s \in [0,1]$	s ∈ [0,1]					
ration:	if s = 1 (WS) \rightarrow V (STATUS (BSRS) –	$(TOS) \rightarrow PC,$ if s = 1 $(WS) \rightarrow W,$ $(STATUSS) \rightarrow STATUS,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged					
us Affected:	None						
oding:	0000	0000	0001	001s			
cription:	Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. If 's'= 1, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their cor- responding registers, W, STATUS and BSR. If 's' = 0, no update of these registers occurs (default)						
ds:	1	1					
es:	2	2					
Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	No operation			PC from stack			
No	No	No		No			
operation	operation	operati	ion o	peration			
	tax: rands: ration: us Affected: oding: cription: ds: es: Cycle Activity: Q1 Decode No	tax: [label] rands: $s \in [0,1]$ ration: (TOS) → if $s = 1$ (WS) → V (STATUSE (BSRS) – PCLATU, us Affected: None oding: 0000 cription: Return from is popped (TOS) is less counter. If shadow re and BSRS responding and BSRS responding responding and BSRS responding res	tax:[label]RETURIrands: $s \in [0,1]$ ration:(TOS) \rightarrow PC, if $s = 1$ (WS) \rightarrow W, (STATUSS) \rightarrow ST. (BSRS) \rightarrow BSR, PCLATU, PCLATH us Affected:us Affected:Noneoding:0000cription:Return from subro is popped and the (TOS) is loaded in counter. If 's'= 1, th shadow registers 'a and BSRS are loa responding register and BSR. If 's' = 0 these registers ocds:1es:2Cycle Activity:Q1Q1Q2Q3DecodeNoNoNoNo	tax:[label]RETURN [s]rands: $s \in [0,1]$ ration:(TOS) \rightarrow PC, if $s = 1$ (WS) \rightarrow W, (STATUSS) \rightarrow STATUS, (BSRS) \rightarrow BSR, PCLATU, PCLATH are unus Affected:us Affected:Noneoding:00000001cription:Return from subroutine. This popped and the top of the (TOS) is loaded into the pucture. If 's' = 1, the content shadow registers WS, STA and BSRS are loaded into responding registers, W, Sand BSR. If 's' = 0, no upped these registers occurs (dedds:1es:2Cycle Activity:Q1Q2Q3DecodeNoProcesspop operationNoNoNoNo			

Example	RETURN

After Interrupt PC = TOS

RLCF Rotate Left f through Carry						
Syntax:	[label]	RLCF f[,	d [,a]			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation: $(f < n >) \rightarrow dest < n+1 >,$ $(f < 7 >) \rightarrow C,$ $(C) \rightarrow dest < 0 >$						
Status Affected:	C, N, Z					
Encoding:	0011	01da f:	fff ffff			
	rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).					
	BSR valu	e (default).				
Words:	BSR valu	e (default).				
Words: Cycles:	BSR valu	e (default).	·			
	BSR valu C 1 1	e (default).	·			
Cycles:	BSR valu C 1 1	e (default).	·			
Cycles: Q Cycle Activity:	BSR valu C 1 1	ie (default). 	f -			
Cycles: Q Cycle Activity: Q1	BSR valu C 1 1 Q2 Read	e (default). register Q3 Process	f Q4 Write to destination			

Before Instruction							
REG C	=	1110 0	0110				
After Instruc	After Instruction						
REG	=	1110	0110				
W	=	1100	1100				
С	=	1					

© 2006 Microchip Technology Inc.

22.2 DC Characteristics: PIC18FXX2 (Industrial, Extended) PIC18LFXX2 (Industrial)

DC CHA	RACTER	ISTICS		mperature -4	10°C ≤ ⁻	s (unless otherwise stated) TA \leq +85°C for industrial TA \leq +125°C for extended
Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions
	VIL	Input Low Voltage				
		I/O ports:				
D030		with TTL buffer	Vss	0.15 VDD	V	Vdd < 4.5V
D030A			—	0.8	V	$4.5V \le VDD \le 5.5V$
D031		with Schmitt Trigger buffer RC3 and RC4	Vss Vss	0.2 Vdd 0.3 Vdd	V V	
D032		MCLR	Vss	0.2 Vdd	V	
D032A		OSC1 (in XT, HS and LP modes) and T1OSI	Vss	0.3 VDD	V	
D033		OSC1 (in RC and EC mode) ⁽¹⁾	Vss	0.2 Vdd	V	
	VIH	Input High Voltage				
		I/O ports:				
D040		with TTL buffer	0.25 VDD + 0.8V	Vdd	V	VDD < 4.5V
D040A			2.0	Vdd	V	$4.5V \le VDD \le 5.5V$
D041		with Schmitt Trigger buffer RC3 and RC4	0.8 Vdd 0.7 Vdd	Vdd Vdd	V V	
D042		MCLR, OSC1 (EC mode)	0.8 VDD	Vdd	V	
D042A		OSC1 (in XT, HS and LP modes) and T1OSI	0.7 Vdd	Vdd	V	
D043		OSC1 (RC mode) ⁽¹⁾	0.9 Vdd	Vdd	V	
	lı∟	Input Leakage Current ^(2,3)				
D060		I/O ports	.02	±1	μA	Vss ≤ VPIN ≤ VDD, Pin at hi-impedance
D061		MCLR	_	±1	μA	$Vss \le VPIN \le VDD$
D063		OSC1	_	±1	μA	$Vss \le VPIN \le VDD$
	IPU	Weak Pull-up Current				
D070	IPURB	PORTB weak pull-up current	50	450	μA	VDD = 5V, VPIN = VSS

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PICmicro device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.

TABLE 22-2: MEMORY PROGRAMMING REQUIREMENTS

DC Characteristics		Standard Operating Conditions (unless otherwise stated Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended				\leq +85°C for industrial	
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Internal Program Memory Programming Specifications					
D110	Vpp	Voltage on MCLR/VPP pin	9.00	—	13.25	V	
D113	IDDP	Supply Current during Programming	_	—	10	mA	
		Data EEPROM Memory					
D120	ED	Cell Endurance	100K	1M	—	E/W	-40°C to +85°C
D121	Vdrw	VDD for Read/Write	VMIN	—	5.5	V	Using EECON to read/write VMIN = Minimum operating voltage
D122	TDEW	Erase/Write Cycle Time	_	4	—	ms	
D123	TRETD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated
D124	TREF	Number of Total Erase/Write Cycles before Refresh ⁽¹⁾	1M	10M	—	E/W	-40°C to +85°C
		Program FLASH Memory					
D130	Eр	Cell Endurance	10K	100K	—	E/W	-40°C to +85°C
D131	Vpr	VDD for Read	VMIN	—	5.5	V	Vмın = Minimum operating voltage
D132	VIE	VDD for Block Erase	4.5	_	5.5	V	Using ICSP port
D132A	Viw	VDD for Externally Timed Erase or Write	4.5	—	5.5	V	Using ICSP port
D132B	Vpew	VDD for Self-timed Write	VMIN	—	5.5	V	VMIN = Minimum operating voltage
D133	TIE	ICSP Block Erase Cycle Time	-	4	_	ms	$VDD \ge 4.5V$
D133A	Tiw	ICSP Erase or Write Cycle Time (externally timed)	1	—	_	ms	$VDD \ge 4.5V$
D133A	Tiw	Self-timed Write Cycle Time	-	2	—	ms	
D134	TRETD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Refer to Section 6.8 for a more detailed discussion on data EEPROM endurance.

22.3 AC (Timing) Characteristics

22.3.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS	3	3. TCC:ST	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowercase le	etters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKO	rd	RD
cs	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Uppercase le	etters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
Tcc:st (I ² C s	pecifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		






TABLE 22-11:	EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)
--------------	--

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK \downarrow or SCK \uparrow input		Тсү	-	ns	
71	TscH	SCK input high time	Continuous	1.25 TCY + 30	—	ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCI	K edge	100		ns	
73A	Тв2в	Last clock edge of Byte1 to the 1st cl	ock edge of Byte2	1.5 Tcy + 40	—	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK	edge	100	_	ns	
75	TdoR	SDO data output rise time	PIC18FXXX		25	ns	
			PIC18 LF XXX	—	60	ns	VDD = 2V
76	TdoF	SDO data output fall time	PIC18 F XXX	—	25	ns	
			PIC18 LF XXX	—	60	ns	VDD = 2V
78	TscR	SCK output rise time	PIC18 F XXX	—	25	ns	
		(Master mode)	PIC18 LF XXX	—	60	ns	VDD = 2V
79	TscF	SCK output fall time (Master mode)	PIC18FXXX		25	ns	
			PIC18 LF XXX		60	ns	VDD = 2V
80		SDO data output valid after SCK	PIC18 F XXX	—	50	ns	
	TscL2doV	edge	PIC18 LF XXX		150	ns	VDD = 2V

Note 1: Requires the use of Parameter # 73A.

2: Only if Parameter # 71A and # 72A are used.

FIGURE 23-11: TYPICAL AND MAXIMUM IDD vs. VDD (TIMER1 AS MAIN OSCILLATOR, 32.768 kHz, C1 AND C2 = 47 pF)





FIGURE 23-12: AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R (RC MODE, C = 20 pF, $+25^{\circ}$ C)




DS39564C-page 294

24.0 PACKAGING INFORMATION

24.1 Package Marking Information

28-Lead SPDIP




Example




28-Lead SOIC



Example



40-Lead PDIP



Example



Legend	I: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

Ρ

Packaging		305
Details		
Marking Information		
Parallel Slave Port		000
PORTD		100
Parallel Slave Port (PSP)		
Associated Registers		
RE0/RD/AN5 Pin		
RE1/WR/AN6 Pin		
RE2/CS/AN7 Pin		
Select (PSPMODE Bit)	95,	100
PIC18F2X2 Pin Functions		
MCLR/VPP		
OSC1/CLKI		
OSC2/CLKO/RA6		
RA0/AN0		
RA1/AN1		
RA2/AN2/VREF		
RA3/AN3/VREF+		
RA4/T0CKI		10
RA5/AN4/SS/LVDIN		10
RB0/INT0		
RB1/INT1		11
RB2/INT2		11
RB3/CCP2		
RB4		
RB5/PGM		
RB6/PGC		
RB7/PGD		
RC0/T1OSO/T1CKI		
RC1/T10SI/CCP2		
RC2/CCP1		
RC3/SCK/SCL		
RC4/SDI/SDA		
RC5/SDO		
RC6/TX/CK		
RC7/RX/DT		
VDD		
Vss	•••••	12
PIC18F4X2 Pin Functions		
MCLR/VPP		
OSC1/CLKI		
OSC2/CLKO		-
RA0/AN0		13
RA1/AN1		
RA2/AN2/VREF		
RA3/AN3/VREF+		
RA4/T0CK <u>I .</u>		
RA5/AN4/SS/LVDIN		13
RB0/INT		14
RB1		14
RB2		14
RB3		14
RB4		
RB5/PGM		
RB6/PGC		
RB7/PGD		
RC0/T10S0/T1CKI		
RC1/T10SI/CCP2		
RC2/CCP1		
RC3/SCK/SCL		
RC4/SDI/SDA		
RC5/SDO		-
RC6/TX/CK		15

RC7/RX/DT 15
RD0/PSP016
RD1/PSP116
RD2/PSP2
RD3/PSP3
RD4/PSP4
RD5/PSP5
RD6/PSP6
RE0/RD/AN5
RE1/WR/AN6
RE2/CS/AN7
VDD
Vss
PIC18FXX2 Voltage-Frequency Graph
(Industrial)
PIC18LFXX2 Voltage-Frequency Graph
(Industrial) 260
PICDEM 1 Low Cost PICmicro
Demonstration Board 255
PICDEM 17 Demonstration Board 256
PICDEM 2 Low Cost PIC16CXX
Demonstration Board
PICDEM 3 Low Cost PIC16CXXX Demonstration Board
PICSTART Plus Entry Level Development
Programmer
PIE Registers
Pinout I/O Descriptions
PIC18F2X2 10
PIR Registers
PIR Registers78–79
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240
PIR Registers
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA 89 Associated Registers 89
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87 TRISA Register 87
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87 PORTB 87
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87 TRISA Register 87 PORTB Associated Registers 92
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87 TRISA Register 87 PORTB Associated Registers 92 LATB Register 90
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA 40 Associated Registers 89 LATA Register 87 PORTA Register 87 TRISA Register 87 PORTB 45 Associated Registers 92 LATB Register 90 PORTB 90 PORTB Register 90
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87 TRISA Register 87 PORTB 48 Associated Registers 92 LATB Register 90 PORTB 90 RB0/INT Pin, External 85
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA 40 Associated Registers 89 LATA Register 87 PORTA Register 87 TRISA Register 87 PORTB 43 Associated Registers 92 LATB Register 90 PORTB Register 90 RB0/INT Pin, External 85 RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) 90
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87 TRISA Register 87 PORTB 48 Associated Registers 92 LATB Register 90 PORTB 90 RB0/INT Pin, External 85
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers Associated Register 87 PORTA Register 87 TRISA Register 87 PORTB 90 PORTB Register 90 <
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87 TRISA Register 87 PORTB 38 Associated Registers 92 LATB Register 90 PORTB 90 RB0/INT Pin, External 85 RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) 90 TRISB Register 90
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87 TRISA Register 87 PORTB 90 PORTB Register 90 PORTC 90 Associated Registers 94 LATC Register 93 PORTC Register 93
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87 PORTA Register 87 PORTB Register 87 PORTB Register 90 PORTC 90 Associated Registers 94 LATC Register 93 PORTC Register 93
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87 PORTA Register 87 PORTB 85 Associated Registers 92 LATB Register 90 PORTB Register 90 PORTC Associated Registers 94 LATC Register 93 PORTC Register 93
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87 TRISA Register 87 PORTB 90 PORTB Register 90 PORTC 90 RASSociated Registers 94 LATC Register 93 PORTC Register 93 <tr< td=""></tr<>
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87 PORTA Register 87 PORTB 85 Associated Registers 92 LATB Register 90 PORTB Register 90 PORTC 35 RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) 90 TRISB Register 93 PORTC 33 Associated Registers 94 LATC Register 93 PORTC Register 93 PORTC Register 93 PORTC Register 93 RC3/SCK/SCL Pin
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87 PORTA Register 87 PORTB Register 87 PORTB Register 90 PORTC 4 Associated Registers 94 LATC Register 93 PORTC Register 93
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 260 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87 PORTB Register 87 PORTB Register 90 PORTC Register 90 PORTC Register 93 PORTC Register 93 <
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 260 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87 PORTA Register 87 PORTB Register 87 Associated Registers 92 LATB Register 90 PORTB Register 90 PORTC Associated Registers 94 LATC Register 93 PORTC Register 93 PORTD Associated Registers 96
PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 260 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87 PORTB Register 87 PORTB Register 90 PORTC Register 90 PORTC Register 93 PORTC Register 93 <