

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	20
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	·
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 18x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-WFQFN Exposed Pad
Supplier Device Package	32-HWQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10ebeana-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 2. ELECTRICAL SPECIFICATIONS ( $T_A = -40$ to +85°C)

This chapter describes the following electrical specifications.

- Target productsA:Consumer applicationsTA = -40 to +85°CR5F10E8AALA, R5F10E8CALA, R5F10E8DALA, R5F10E8EALAR5F10EBAANA, R5F10EBCANA, R5F10EBDANA, R5F10EBEANAR5F10EGAAFB, R5F10EGCAFB, R5F10EGDAFB, R5F10EGEAFBR5F10EGAANA, R5F10EGCANA, R5F10EGDANA, R5F10EGEANAR5F10ELCAFB, R5F10ELDAFB, R5F10ELEAFBR5F10ELCABG, R5F10ELDABG, R5F10ELEABG
  - G: Industrial applications When T<sub>A</sub> = -40 to +105°C products is used in the range of T<sub>A</sub> = -40 to +85°C
    R5F10EBAGNA, R5F10EBCGNA, R5F10EBDGNA, R5F10EBEGNA
    R5F10EGAGFB, R5F10EGCGFB, R5F10EGDGFB, R5F10EGEGFB
    R5F10EGAGNA, R5F10EGCGNA, R5F10EGDGNA, R5F10EGEGNA
    R5F10ELCGFB, R5F10ELDGFB, R5F10ELEGFB
- Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  - 2. With products not provided with an EV<sub>DD0</sub> or EV<sub>SS0</sub> pin, replace EV<sub>DD0</sub> with V<sub>DD</sub>, or replace EV<sub>SS0</sub> with V<sub>SS</sub>.



## 2.1 Absolute Maximum Ratings

#### Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	Vdd		-0.5 to +6.5	V
	EVDD0		-0.5 to +6.5	V
	AVDD		-0.5 to +4.6	V
	AVREFP		-0.3 to AV <sub>DD</sub> +0.3 <sup>Note 3</sup>	V
	EVsso		-0.5 to +0.3	V
	AVss		-0.5 to +0.3	V
	AVREFM		$-0.3 \text{ to } AV_{DD} + 0.3^{\text{Note 3}}$ and AV_{REFM} $\leq AV_{REFP}$	V
REGC pin input voltage	Viregc	REGC	-0.3 to +2.8 and -0.3 to V <sub>DD</sub> +0.3 <sup>Note 1</sup>	V
Input voltage	VI1	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P140, P141	-0.3 to EV <sub>DD0</sub> +0.3 and -0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
	Vı2	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vı3	P121 to P124, P137, EXCLK, EXCLKS, RESET	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
	V <sub>I4</sub>	P20 to P27, P150 to P154	-0.3 to AV <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
Output voltage	Vo1	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P60 to P63, P70 to P77, P120, P130, P140, P141	-0.3 to EV <sub>DD0</sub> +0.3 <sup>Note 2</sup>	V
	V <sub>02</sub>	P20 to P27, P150 to P154	-0.3 to AV <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
Analog input voltage	Val1	ANI16 to ANI30	$-0.3$ to EV_DD0 +0.3 and $-0.3$ to AV_{REF(+)} +0.3^{Notes 2,4}	V
	Vai2	ANI0 to ANI12	$-0.3$ to AV_DD +0.3 and $-0.3$ to AV_{\text{REF}(+)} +0.3 $^{\text{Notes 2, 4}}$	V

**Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

- 2. Must be 6.5 V or lower.
- **3.** Must be 4.6 V or lower.
- 4. Do not exceed  $AV_{REF(+)}$  + 0.3 V in case of A/D conversion target pin.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
  - **2.** AV<sub>REF(+)</sub>: + side reference voltage of the A/D converter.
  - 3. Vss: Reference voltage



$I_A = -40$ to +85	<sup>°°</sup> C, 1.6 V ≤	$AV_{DD} \leq V_{DD} \leq 3.6 \text{ V}, 1.6 \text{ V} \leq EV_{DD} \leq 3.6 \text{ V}$	$\leq$ VDD $\leq$ 3.6 V, Vss = E	$=V_{SS0} = 0$	V)		(2/5
Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low <sup>Note 1</sup>	nt, IoL1 Per pin for P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P130, P140, P141					20.0 <sup>Note 2</sup>	mA
		Per pin for P60 to P63				15.0 <sup>Note 2</sup>	mA
		Total of P00 to P04, P40 to P43, P120,	$2.7~V \leq EV_{\text{DD0}} \leq 3.6~V$			15.0	mA
	P130, P140, P141 (M/bop duty $< 70\%$ Note 3)		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			9.0	mA
		(When duty ≤ 70% <sup>Note 3</sup> )	$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			4.5	mA
		P31, P50, P51, P60 to P63,	$2.7~V \le EV_{\text{DD0}} \le 3.6~V$			35.0	mA
			$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			20.0	mA
		P70 to P77 (When duty ≤ 70% <sup>Note 3</sup> )	$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			10.0	mA
	Tota	Total of all pins (When duty ≤ 70% <sup>Note 3</sup> )				50.0	mA
	IOL2	Per pin for P20 to P27, P150 to P154				0.4 <sup>Note 2</sup>	mA
		$1.6 \text{ V} \le \text{AV}_{\text{DD}} \le 3.6 \text{ V}$			5.2	mA	

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AV}_{\text{DD}} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}, 1.6 \text{ V} \le \text{EV}_{\text{DD0}} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = 0 \text{ V})$

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVss0 and Vss pin.
  - **2.** However, do not exceed the total current value.
  - **3.** Specification under conditions where the duty factor  $\leq$  70%.

The output current value that has changed to the duty factor > 70% the duty ratio can can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins =  $(I_{OL} \times 0.7)/(n \times 0.01)$ <Example> Where n = 80% and IoL = 10.0 mA Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \cong 8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



	Symbol	$\leq AV_{DD} \leq V_{DD} \leq 3.6 \text{ V}, 1.6 \text{ V} \leq EV_{DD}$ Conditions	ט 2 <b>א 3.0 ×, 4</b> 55 = 1 ב טע א	MIN.	<u>v)</u> TYP.	MAX.	<b>(4/</b> Unit
Output voltage, high V Output voltage, low V V	VOH1         P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77,		2.7 V ≤ EV <sub>DD0</sub> ≤ 3.6 V, Іон1 = −2.0 mA	EV <sub>DD0</sub> – 0.6	115.		V
		P120, P130, P140, P141	$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V},$ $I_{\text{OH1}} = -1.5 \text{ mA}$	EV <sub>DD0</sub> – 0.5			V
			1.6 V ≤ EV <sub>DD0</sub> ≤ 3.6 V, Іон1 = −1.0 mA	EV <sub>DD0</sub> - 0.5			V
	Voh2	P20 to P27, P150 to P154	1.6 V ≤ AV <sub>DD</sub> ≤ 3.6 V, Іон2 = −100 <i>μ</i> А	AV <sub>DD</sub> – 0.5			V
1 0 /	, Vol1 P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P130, P140, P141		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V},$ $I_{\text{OL1}} = 3.0 \text{ mA}$			0.6	V
		P120, P130, P140, P141	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V},$ $I_{\text{OL1}} = 1.5 \text{ mA}$			0.4	V
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V},$ $I_{\text{OL1}} = 0.6 \text{ mA}$			0.4	V	
		$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $I_{\text{OL1}} = 0.3 \text{ mA}$			0.4	V	
	Vol2	P20 to P27, P150 to P154	$1.6 \text{ V} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V},$ $I_{\text{OL2}} = 400 \ \mu\text{A}$			0.4	V
	Vol3	P60 to P63	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V},$ $I_{\text{OL3}} = 3.0 \text{ mA}$			0.4	V
			$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6 \text{ V},$ $I_{\text{OL3}} = 2.0 \text{ mA}$			0.4	V
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $I_{\text{OL3}} = 1.0 \text{ mA}$			0.4	V

# 

#### Caution P00, P02 to P04, P10 to P15, P43, P50, P71, and P74 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



- Notes 1. Total current flowing into VDD and EVDDO, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO or Vss, EVsso. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, on-chip pull-up/pull-down resistors, and data flash rewriting.
  - 2. During HALT instruction execution by flash memory.
  - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 4. When high-speed system clock and subsystem clock are stopped.
  - When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). Including the current flowing into the RTC. However, not including the current flowing into the 12-bit interval timer, and watchdog timer.
  - **6.** When subsystem clock is stopped. Not including the current flowing into the RTC, 12-bit interval timer, watchdog timer.
  - **7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}@1 \text{ MHz}$  to 32 MHz

- 2.4 V  $\leq$  V\_DD  $\leq$  3.6 V@1 MHz to 16 MHz
- LS (low-speed main) mode:  $1.8 \text{ V} \le \text{V}_{\text{DD}} < 3.6 \text{ V}@1 \text{ MHz}$  to 8 MHz
- LV (low-voltage main) mode:  $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V} @1 \text{ MHz}$  to 4 MHz
- Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- **Remarks 1.** fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: High-speed on-chip oscillator clock frequency
  - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T<sub>A</sub> = 25°C




<R>

## Note The following conditions are required for low-voltage interface when $EV_{DD0} < V_{DD}$ . $1.8 V \le EV_{DD0} < 2.7 V$ : MIN. 125 ns $1.6 V \le EV_{DD0} < 1.8 V$ : MIN. 250 ns

Remark fMCK: Timer array unit operation clock frequency (Operation clock to be set by the CKS0n bit of timer clock select register 0 (TPS0) and timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))

#### Minimum Instruction Execution Time during Main System Clock Operation

TCY vs VDD (HS (high-speed main) mode)



# **AC Timing Test Points** Viн/Voн Viн/Voн Test points <R> VIL/VOL VIL/VOL **External System Clock Timing** $1/f_{\text{EX}}$ $\mathbf{t}_{\mathsf{EXL}}$ **t**exh 0.7 VDD MIN. EXCLK 0.3 VDD MAX. <R> **TI/TO Timing** t⊤ı∟ tтін TI00, TI01, TI03 to TI07 **1/f**то -TO00, TO01, TO03 to TO07 Interrupt Request Input Timing **t**INTL tinth INTP0 to INTP11 **Key Interrupt Input Timing** tk₽ KR0 to KR9



# (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

Parameter	Symbol	Conditions		HS	Note 1	LS	lote 2	L۷	lote 3	Unit
						MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	$2.7~V \leq EV_{\text{DD}} \leq 3.6~V$	tkcy1≥2/fcLk	83.3		250		500		ns
SCKp high-/low-level width	tкнı,	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 3.6 \text{ V}$		tксү1/2		tксү1/2		<b>t</b> ксү1/2		ns
	<b>t</b> ĸ∟1			-10		-50		-50		
SIp setup time (to SCKp↑) <sup>Note 4</sup>	tsıĸ1	$2.7~V \leq EV_{\text{DD}} \leq 3.6~V$	1	33		110		110		ns
SIp hold time (from SCKp↑) <sup>Note 4</sup>	tksi1	$2.7~V \leq EV_{\text{DD}} \leq 3.6~V$	1	10		10		10		ns
Delay time from SCKp↓ to SOp output <sup>Note 5</sup>	tkso1	C = 20 pF <sup>Note 6</sup>	C = 20 pF <sup>Note 6</sup>		10		10		10	ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = 0 \text{ V})$ 

Notes 1. HS is condition of HS (high-speed main) mode.


- 2. LS is condition of LS (low-speed main) mode.
- 3. LV is condition of LV (low-voltage main) mode.
- When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time or SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 6. C is the load capacitance of the SCKp and SOp output lines.

# Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).


- **Remarks 1.** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),
  - g: PIM and POM numbers (g = 1)
  - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))




#### CSI mode connection diagram (during communication at same potential)





CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)







IICA serial transfer timing



## 2.6 Analog Characteristics

### 2.6.1 A/D converter characteristics

#### Division of A/D Converter Characteristics

Reference voltag	Reference voltage (+) = AV <sub>REFP</sub> Reference voltage (-) = AV <sub>REFM</sub>	Reference voltage (+) = AV <sub>DD</sub> Reference voltage (-) = AV <sub>SS</sub>	Reference voltage (+) = Internal refrence voltage Reference voltage (-) = AVss
High-accuracy channel; ANI0 to ANI12 (input buffer power supply: AV <sub>DD</sub> )	See 2.6.1 (1) See 2.6.1 (2)	See <b>2.6.1 (3)</b>	See 2.6.1 (6)
Standard channel; ANI16 to ANI30 (input buffer power supply: Vbb or EVbbo)	See <b>2.6.1 (4)</b>	See <b>2.6.1 (5)</b>	
Temperature sensor, internal reference voltage output	See <b>2.6.1 (4)</b>	See <b>2.6.1 (5)</b>	_

# <R> (1) When reference voltage (+) = AV<sub>REFP</sub>/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AV<sub>REFM</sub>/ANI1 (ADREFM = 1), target for conversion: ANI2 to ANI12

<R>  $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{AV}_{REFP} \le \text{AV}_{DD} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = 0 \text{ V}, \text{AV}_{SS} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AV}_{REFP}, \text{Reference voltage (-)} = \text{AV}_{REFM} = 0 \text{ V}, \text{HALT mode})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res				12	bit
Overall error <sup>Notes 1, 2, 3</sup>	AINL	12-bit resolution		±1.7	±3.3	LSB
Conversion time	tconv	ADTYP = 0, 12-bit resolution	3.375			μs
Zero-scale error <sup>Notes 1, 2, 3</sup>	Ezs	12-bit resolution		±1.3	±3.2	LSB
Full-scale error <sup>Notes 1, 2, 3</sup>	Efs	12-bit resolution		±0.7	±2.9	LSB
Integral linearity errorNotes 1, 2, 3	ILE	12-bit resolution		±1.0	±1.4	LSB
Differential linearity error <sup>Notes 1, 2, 3</sup>	DLE	12-bit resolution		±0.9	±1.2	LSB
Analog input voltage	VAIN		0		AVREFP	V

- **Notes 1.** TYP. Value is the average value at  $AV_{DD} = AV_{REFP} = 3 V$  and  $T_A = 25^{\circ}C$ . MAX. value is the average value  $\pm 3\sigma$  at normalized distribution.
  - 2. These values are the results of characteristic evaluation and are not checked for shipment.
  - **3.** Excludes quantization error ( $\pm 1/2$  LSB).
- Cautions 1. Route the wiring so that noise will not be superimposed on each power line and ground line, and insert a capacitor to suppress noise. In addition, separate the reference voltage line of AV<sub>REFP</sub> from the other power lines to keep it free from the influences of noise.
  - 2. During A/D conversion, keep a pulse, such as a digital signal, that abruptly changes its level from being input to or output from the pins adjacent to the converter pins and P20 to P27 and P150 to P154.

# LVD Detection Voltage of Interrupt & Reset Mode $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{PDR} \le V_{DD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Con	ditions	MIN.	TYP.	MAX.	Unit
Interrupt & reset	VLVD13	VPOC2, VPOC1, VPOC0 =	VPOC2, VPOC1, VPOC0 = 0, 0, 0, falling reset voltage			1.66	V
mode	VLVD12	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.74	1.77	1.81	V
			Falling interrupt voltage	1.70	1.73	1.77	V
Interrupt & reset	VLVD11	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	1.84	1.88	1.91	V
			Falling interrupt voltage	1.80	1.84	1.87	V
	VLVD4	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	2.86	2.92	2.97	V
			Falling interrupt voltage	2.80	2.86	2.91	V
	VLVD11	VPOC2, VPOC1, VPOC0 =	0, 0, 1, falling reset voltage	1.80	1.84	1.87	V
	VLVD10	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.94	1.98	2.02	V
			Falling interrupt voltage	1.90	1.94	1.98	V
	VLVD9		Rising release reset voltage	2.05	2.09	2.13	V
			Falling interrupt voltage	2.00	2.04	2.08	V
	VLVD2	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.07	3.13	3.19	V
			Falling interrupt voltage	3.00	3.06	3.12	V
	VLVD8	VPOC2, VPOC1, VPOC0 =	0, 1, 0, falling reset voltage	2.40	2.45	2.50	V
	VLVD7	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.56	2.61	2.66	V
			Falling interrupt voltage	2.50	2.55	2.60	V
	VLVD6	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.66	2.71	2.76	V
			Falling interrupt voltage	2.60	2.65	2.70	V
	VLVD5	VPOC2, VPOC1, VPOC0 =	0, 1, 1, falling reset voltage	2.70	2.75	2.81	V
	VLVD4	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.86	2.92	2.97	V
			Falling interrupt voltage	2.80	2.86	2.91	V
	VLVD3	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.96	3.02	3.08	V
			Falling interrupt voltage	2.90	2.96	3.02	V

Caution Set the detection voltage (VLVD) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H/010C2H). The following shows the operating voltage range.

HS (high-speed main) mode: VDD = 2.7 to 3.6 V@1 MHz to 32 MHz

- VDD = 2.4 to 3.6 V@1 MHz to 16 MHz
- LS (low-speed main) mode: VDD = 1.8 to 3.6 V@1 MHz to 8 MHz

LV (low-voltage main) mode: VDD = 1.6 to 3.6 V@1 MHz to 4 MHz

2.6.5 Supply voltage rise slope characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage rise	SVDD				54	V/ms

Caution Be sure to maintain the internal reset state until VDD reaches the operating voltage range specified

in 2.4 AC Characteristics, by using the LVD circuit or external reset pin.

## 2.9 Dedicated Flash Memory Programmer Communication (UART)


$(1A = -40 \ 10 \ 103 \ 0, \ 1.0 \ 4 \ 3 \ 10$								
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit		
Transfer rate		During flash memory programming	115.2 k		1 M	bps		

#### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = 0 \text{ V})$

### 2.10 Timing Specs for Switching Flash Memory Programming Modes

(T <sub>A</sub> = -40 to +85°C	$1.8 V \le EV_{DD0} \le V_{DD} \le 3.6$	V, Vss = EVsso = 0 V)
--------------------------------	---	-----------------------

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
	How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
	How long from when the TOOL0 pin is placed at the low level until a external reset ends	ts∪	POR and LVD reset must end before the external reset ends.	10			μs
<r></r>	How long the TOOL0 pin must be kept at the low level after an external reset ends (except flash firmware processing time)	tнD	POR and LVD reset must end before the external reset ends.	1			ms



<R>

<R>

- <1> The low level is input to the TOOL0 pin.
- <2> The pins reset ends (POR and LVD reset must end before the external reset ends.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remark** tsuinit: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the resets end.
  - $t_{\mbox{\scriptsize SU:}}$  How long from when the TOOL0 pin is placed at the low level until a external reset ends
- tHD: How long to keep the TOOL0 pin at the low level from when the external resets end (except flash firmware processing time)

# 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS $T_A = -40$ to +105°C)

This chapter describes the following electrical specifications.

Target productsG:Industrial applicationsTA = -40 to +105°CR5F10EBAGNA, R5F10EBCGNA, R5F10EBDGNA, R5F10EBEGNAR5F10EGAGFB, R5F10EGCGFB, R5F10EGDGFB, R5F10EGEGFBR5F10EGAGNA, R5F10EGCGNA, R5F10EGDGNA, R5F10EGEGNAR5F10ELCGFB, R5F10ELDGFB, R5F10ELEGFB

- Cautions 1. The RL78/G1A has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  - 2. With products not provided with an EV<sub>DD0</sub> or EV<sub>SS0</sub> pin, replace EV<sub>DD0</sub> with V<sub>DD</sub>, or replace EV<sub>SS0</sub> with V<sub>SS</sub>.
  - Please contact Renesas Electronics sales office for derating of operation under T<sub>A</sub> = +85°C to +105°C. Derating is the systematic reduction of load for the sake of improved reliability.
- **Remark** When RL78/G1A is used in the range of  $T_A = -40$  to +85°C, see 2. **ELECTRICAL SPECIFICATIONS** ( $T_A = -40$  to +85°C).



#### <R> $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{AV}_{DD} \le \text{V}_{DD} \le 3.6 \text{ V}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = 0 \text{ V})$

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
	,			IVIIIN.	ITF.	-	
Output current, low <sup>Note 1</sup>	IoL1	Per pin for P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P130, P140, P141				8.5 <sup>Note 2</sup>	mA
		Per pin for P60 to P63				15.0 <sup>Note 2</sup>	mA
		Total of P00 to P04, P40 to P43, P120, P130, P140, P141 (When duty $\leq 70\%^{\text{Note 3}}$ )	$2.7~V \leq EV_{\text{DD0}} \leq 3.6~V$			15.0	mA
			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			9.0	mA
		Total of P05, P06, P10 to P16, P30, P31, P50, P51, P60 to P63, P70 to P77 (When duty ≤ 70% <sup>Note 3</sup> )	$2.7~V \leq EV_{\text{DD0}} \leq 3.6~V$			35.0	mA
			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			20.0	mA
		Total of all pins (When duty ≤ 70% <sup>Note 3</sup> )				50.0	mA
	IOL2	Per pin for P20 to P27, P150 to P154				0.4 <sup>Note 2</sup>	mA
		Total of all pins (When duty ≤ 70% <sup>Note 3</sup> )	$2.4 \text{ V} \leq AV_{\text{DD}} \leq 3.6 \text{ V}$			5.2	mA

**Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso and Vss pin.

- **2.** However, do not exceed the total current value.
- **3.** Specification under conditions where the duty factor  $\leq$  70%.

The output current value that has changed to the dury factor > 70% the duty ratio can can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins =  $(I_{OL} \times 0.7)/(n \times 0.01)$
- <Example> Where n = 80% and IoL = 10.0 mA

Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7 \text{ mA}$ 

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.




(2/5)


#### (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) (T<sub>A</sub> = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> ≤ V<sub>DD</sub> ≤ 3.6 V, V<sub>SS</sub> = EV<sub>SS0</sub> = 0 V)


Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkcy1	$2.7~V \leq EV_{\text{DD0}} \leq 3.6~V$	tксү1 ≥ 4/fc∟к	250			ns
		$2.4~V \leq EV_{\text{DD0}} \leq 3.6~V$	tĸcyı ≥ 4/fc∟ĸ	500			ns
SCKp high-/low-level width	tкнı,	$2.7~V \leq EV_{\text{DD0}} \leq 3.6~V$		tkcy1/2 - 36			ns
	tĸ∟1	$2.4~V \leq EV_{\text{DD0}} \leq 3.6~V$		tkcy1/2 - 76			ns
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsik1	$2.7~V \leq EV_{\text{DD0}} \leq 3.6~V$		66			ns
		$2.4~V \leq EV_{\text{DD0}} \leq 3.6~V$		113			ns
SIp hold time (from SCKp↑) <sup>Note 1</sup>	tksi1			38			ns
Delay time from SCKp↓ to SOp output <sup>Note 2</sup>	tkso1	C = 30 p <sup>Note 3</sup>				50	ns


- Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time or SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - **3.** C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- **Remark** p: CSI number (p = 00, 01, 10, 11, 20, 21), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 1)












- **Remarks 1.** p: CSI number (p = 00, 10, 20), m: Unit number, n: Channel number (m = 00, 02, 10), g: PIM and POM number (g = 0, 1)
  - **2.** CSI01, CSI11, and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

#### CSI mode connection diagram (during communication at different potential)



- **Remarks 1.** R<sub>b</sub>[Ω]: Communication line (SOp) pull-up resistance, C<sub>b</sub>[F]: Communication line (SOp) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  - p: CSI number (p = 00, 10, 20), m: Unit number (m = 0, 1), n: Channel number (n = 00, 02, 10), g: PIM and POM number (g = 0, 1)
  - fMCK: Serial array unit operation clock frequency
     (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
     m: Unit number, n: Channel number (mn = 00, 02, 10))
  - **4.** CSI01, CSI11, and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.



- <R>
- (4) When reference voltage (+) = AV<sub>DD</sub> (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = AV<sub>SS</sub> (ADREFM = 0), target for conversion: ANI16 to ANI30, interanal reference voltage, temperature sensor output voltage

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le \text{V}_{\text{DD0}} \le 3.6 \text{ V}, 2.4 \text{ V} \le \text{AV}_{\text{DD}} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = 0 \text{ V}, \text{AV}_{\text{SS}} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AV}_{\text{DD}}, \text{Reference voltage (-)} = \text{AV}_{\text{SS}} = 0 \text{ V})$ 

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	Res		$2.4~V \leq AV_{\text{DD}} \leq 3.6~V$	8		12	bit
Overall error <sup>Note 1</sup>	AINL	12-bit resolution	$2.4~V \leq AV_{\text{DD}} \leq 3.6~V$			±8.5	LSB
Conversion time	tсоми	ADTYP = 0, 12-bit resolution	$2.4~V \leq AV_{\text{DD}} \leq 3.6~V$	4.125			μs
Zero-scale error <sup>Note 1</sup>	Ezs	12-bit resolution	$2.4~\text{V} \leq AV_\text{DD} \leq 3.6~\text{V}$			±8.0	LSB
Full-scale error <sup>Note 1</sup>	Ers	12-bit resolution	$2.4~V \leq AV_{\text{DD}} \leq 3.6~V$			±8.0	LSB
Integral linearity error <sup>Note 1</sup>	ILE	12-bit resolution	$2.4~V \leq AV_{\text{DD}} \leq 3.6~V$			±3.5	LSB
Differential linearity error <sup>Note 1</sup>	DLE	12-bit resolution	$2.4~V \leq AV_{\text{DD}} \leq 3.6~V$			±2.5	LSB
Analog input voltage	Vain			0		AVDD and EVDD0	V
		Interanal reference voltage (2.4 V $\leq$ V_{DD} $\leq$ 3.6 V, HS (high-speed main) mode)		V <sub>BGR</sub> Note 2			V
Temperature sensor output voltage (2.4 V $\leq$ V_{DD} $\leq$ 3.6 V, HS (high-speed main) mod			V <sub>TMPS25</sub> Note 2			V	


**Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).

2. See 3.6.2 Temperature sensor, internal reference voltage output characteristics.



### 4.4 64-pin products

### R5F10ELCAFB, R5F10ELDAFB, R5F10ELEAFB R5F10ELCGFB, R5F10ELDGFB, R5F10ELEGFB



Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.

