

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?


"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	32
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 24x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-WFQFN Exposed Pad
Supplier Device Package	48-HWQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10egeana-u0

- 48-pin plastic HWQFN (7 × 7 mm, 0.5 mm pitch)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

<R> 1.5.2 32-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

2. ELECTRICAL SPECIFICATIONS ($T_A = -40$ to $+85^\circ\text{C}$)

This chapter describes the following electrical specifications.

Target products A: Consumer applications $T_A = -40$ to $+85^\circ\text{C}$

R5F10E8AALA, R5F10E8CALA, R5F10E8DALA, R5F10E8EALA
 R5F10EBAANA, R5F10EBCANA, R5F10EBDANA, R5F10EBEANA
 R5F10EGAAFB, R5F10EGCAFB, R5F10EGDAFB, R5F10EGEAFB
 R5F10EGAANA, R5F10EGCANA, R5F10EGDANA, R5F10EGEANA
 R5F10ELCAFB, R5F10ELDADF, R5F10ELEAFB
 R5F10ELCABG, R5F10ELDABG, R5F10ELEABG

G: Industrial applications When $T_A = -40$ to $+105^\circ\text{C}$ products is used in the range of $T_A = -40$ to $+85^\circ\text{C}$

R5F10EBAGNA, R5F10EBCGNA, R5F10EBDGNA, R5F10EBEGNA
 R5F10EGAGFB, R5F10EGCGFB, R5F10EGDGFB, R5F10EGEGFB
 R5F10EGAGNA, R5F10EGCGNA, R5F10EGDGNA, R5F10EGEGNA
 R5F10ELCGFB, R5F10ELDGFB, R5F10ELEGFB

- Cautions**
1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 2. With products not provided with an EV_{DD0} or EV_{SS0} pin, replace EV_{DD0} with V_{DD} , or replace EV_{SS0} with V_{SS} .

2.3 DC Characteristics

2.3.1 Pin characteristics

(T_A = –40 to +85°C, 1.6 V ≤ AV_{DD} ≤ V_{DD} ≤ 3.6 V, 1.6 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V) (1/5)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	I _{OH1}	Per pin for P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P130, P140, P141	1.6 V ≤ EV _{DD0} ≤ 3.6 V			–10.0 ^{Note 2} mA
		Total of P00 to P04, P40 to P43, P120, P130, P140, P141 (When duty ≤ 70% ^{Note 3})	2.7 V ≤ EV _{DD0} ≤ 3.6 V			–10.0 mA
			1.8 V ≤ EV _{DD0} < 2.7 V			–5.0 mA
			1.6 V ≤ EV _{DD0} < 1.8 V			–2.5 mA
		Total of P05, P06, P10 to P16, P30, P31, P50, P51, P70 to P77, (When duty ≤ 70% ^{Note 3})	2.7 V ≤ EV _{DD0} ≤ 3.6 V			–19.0 mA
			1.8 V ≤ EV _{DD0} < 2.7 V			–10.0 mA
			1.6 V ≤ EV _{DD0} < 1.8 V			–5.0 mA
		Total of all pins (When duty ≤ 70% ^{Note 3})	1.6 V ≤ EV _{DD0} ≤ 3.6 V			–29.0 mA
	I _{OH2}	Per pin for P20 to P27, P150 to P154	1.6 V ≤ AV _{DD} ≤ 3.6 V			–0.1 ^{Note 2} mA
		Total of all pins (When duty ≤ 70% ^{Note 3})	1.6 V ≤ AV _{DD} ≤ 3.6 V			–1.3 mA

- Notes**
1. Value of current at which the device operation is guaranteed even if the current flows from the EV_{DD0}, V_{DD} pins to an output pin.
 2. However, do not exceed the total current value.
 3. Specification under conditions where the duty factor ≤ 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (I_{OH} × 0.7)/(n × 0.01)
 <Example> Where n = 80% and I_{OH} = –10.0 mA
 Total output current of pins = (–10.0 × 0.7)/(80 × 0.01) ≅ –8.7 mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P02 to P04, P10 to P15, P43, P50, P71, and P74 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

($T_A = -40$ to $+85^\circ\text{C}$, $1.6\text{ V} \leq AV_{DD} \leq V_{DD} \leq 3.6\text{ V}$, $1.6\text{ V} \leq EV_{DD0} \leq V_{DD} \leq 3.6\text{ V}$, $V_{SS} = EV_{SS0} = 0\text{ V}$)**(5/5)**

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	I_{LIH1}	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P60 to P63, P70 to P77, P120, P140, P141	$V_I = EV_{DD0}$			1	μA
	I_{LIH2}	P137, $\overline{\text{RESET}}$	$V_I = V_{DD}$			1	μA
	I_{LIH3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	$V_I = V_{DD}$	In input port or external clock input		1	μA
				In resonator connection		10	μA
	I_{LIH4}	P20 to P27, P150 to P154	$V_I = AV_{DD}$			1	μA
Input leakage current, low	I_{LIL1}	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P60 to P67, P70 to P77, P120, P140, P141	$V_I = EV_{SS0}$			-1	μA
	I_{LIL2}	P137, $\overline{\text{RESET}}$	$V_I = V_{SS}$			-1	μA
	I_{LIL3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	$V_I = V_{SS}$	In input port or external clock input		-1	μA
				In resonator connection		-10	μA
	I_{LIL4}	P20 to P27, P150 to P154	$V_I = AV_{SS}$			-1	μA
On-chip pull-up resistance	R_U	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P140, P141	$V_I = EV_{SS0}$, In input port	10	20	100	$\text{k}\Omega$

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- <R> **Notes**
1. Current flowing to V_{DD} .
 2. When high-speed on-chip oscillator and high-speed system clock are stopped.
 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either I_{DD1} or I_{DD2} , and I_{RTC} , when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, I_{FIL} should be added. I_{DD2} subsystem clock operation includes the operational current of the real-time clock.
 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either I_{DD1} or I_{DD2} , and I_{IT} , when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, I_{FIL} should be added.
 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of I_{DD1} , I_{DD2} , or I_{DD3} and I_{WDT} when the watchdog timer is in operation.
 6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of I_{DD1} or I_{DD2} and I_{ADC} , I_{AVREF} , I_{ADREF} when the A/D converter operates in an operation mode or the HALT mode.
 7. Current flowing to the AV_{DD} .
 8. Current flowing from the reference voltage source of A/D converter.
 9. Operation current flowing to the internal reference voltage.
 10. Current flowing to the AV_{REFP} .
 11. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of I_{DD1} , I_{DD2} or I_{DD3} and I_{LVD} when the LVD circuit is in operation.
 12. Current flowing only during data flash rewrite.
 13. Current flowing only during self programming.

- Remarks**
1. f_{IL} : Low-speed on-chip oscillator clock frequency
 2. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
 3. f_{CLK} : CPU/peripheral hardware clock frequency
 4. Temperature condition of the TYP. value is $T_A = 25^\circ\text{C}$

Note The following conditions are required for low-voltage interface when $EV_{DD0} < V_{DD}$.

$1.8\text{ V} \leq EV_{DD0} < 2.7\text{ V}$: MIN. 125 ns

$1.6\text{ V} \leq EV_{DD0} < 1.8\text{ V}$: MIN. 250 ns


Remark f_{MCK} : Timer array unit operation clock frequency

(Operation clock to be set by the CKS0n bit of timer clock select register 0 (TPS0) and timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))


Minimum Instruction Execution Time during Main System Clock Operation

<R>


T_{CY} vs V_{DD} (HS (high-speed main) mode)



<R>

 T_{CY} vs V_{DD} (LS (low-speed main) mode)

<R>



 T_{CY} vs V_{DD} (LV (low-voltage main) mode)

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)

(T_A = -40 to +85°C, 1.6 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V)

Parameter	Symbol	Conditions		HS ^{Note 1}		LS ^{Note 2}		LV ^{Note 3}		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time ^{Note 4}	t _{KCY2}	2.7 V ≤ EV _{DD0} ≤ 3.6 V	16 MHz < f _{MCK}	8/f _{MCK}		—		—		ns
			f _{MCK} ≤ 16 MHz	6/f _{MCK}		6/f _{MCK}		6/f _{MCK}		ns
		2.4 V ≤ EV _{DD0} ≤ 3.6 V		6/f _{MCK} and 500ns		6/f _{MCK} and 500ns		6/f _{MCK} and 500ns		ns
		1.8 V ≤ EV _{DD0} ≤ 3.6 V		6/f _{MCK} and 750ns		6/f _{MCK} and 750ns		6/f _{MCK} and 750ns		ns
		1.7 V ≤ EV _{DD0} ≤ 3.6 V		6/f _{MCK} and 1500ns		6/f _{MCK} and 1500ns		6/f _{MCK} and 1500ns		ns
		1.6 V ≤ EV _{DD0} ≤ 3.6 V		—		6/f _{MCK} and 1500ns		6/f _{MCK} and 1500ns		ns
SCKp high-/low-level width	t _{KH2} , t _{KL2}	2.7 V ≤ EV _{DD} ≤ 3.6 V		t _{KCY2} /2 –8		t _{KCY2} /2 –8		t _{KCY2} /2 –8		ns
		1.8 V ≤ EV _{DD0} ≤ 3.6 V		t _{KCY2} /2 –18		t _{KCY2} /2 –18		t _{KCY2} /2 –18		ns
		1.7 V ≤ EV _{DD0} ≤ 3.6 V		t _{KCY2} /2 –66		t _{KCY2} /2 –66		t _{KCY2} /2 –66		ns
		1.6 V ≤ EV _{DD0} ≤ 3.6 V		—		t _{KCY2} /2 –66		t _{KCY2} /2 –66		ns
Slp setup time (to SCKp↑) ^{Note 5}	t _{SIK2}	2.7 V ≤ EV _{DD0} ≤ 3.6 V		1/f _{MCK} +20		1/f _{MCK} +30		1/f _{MCK} +30		ns
		1.8 V ≤ EV _{DD0} ≤ 3.6 V		1/f _{MCK} +30		1/f _{MCK} +30		1/f _{MCK} +30		ns
		1.7 V ≤ EV _{DD0} ≤ 3.6 V		1/f _{MCK} +40		1/f _{MCK} +40		1/f _{MCK} +40		ns
		1.6 V ≤ EV _{DD0} ≤ 3.6 V		—		1/f _{MCK} +40		1/f _{MCK} +40		ns
Slp hold time (from SCKp↑) ^{Note 5}	t _{KS12}	1.8 V ≤ EV _{DD0} ≤ 3.6 V		1/f _{MCK} +31		1/f _{MCK} +31		1/f _{MCK} +31		ns
		1.7 V ≤ EV _{DD0} ≤ 3.6 V		1/f _{MCK} +250		1/f _{MCK} +250		1/f _{MCK} +250		ns
		1.6 V ≤ EV _{DD0} ≤ 3.6 V		—		1/f _{MCK} +250		1/f _{MCK} +250		ns
Delay time from SCKp↓ to SOp output ^{Note 6}	t _{KSO2}	C = 30 pF ^{Note 7}	2.7 V ≤ EV _{DD0} ≤ 3.6 V		2/f _{MCK} +44		2/f _{MCK} +110		2/f _{MCK} +110	ns
			2.4 V ≤ EV _{DD0} ≤ 3.6 V		2/f _{MCK} +75		2/f _{MCK} +110		2/f _{MCK} +110	ns
			1.8 V ≤ EV _{DD0} ≤ 3.6 V		2/f _{MCK} +110		2/f _{MCK} +110		2/f _{MCK} +110	ns
			1.7 V ≤ EV _{DD0} ≤ 3.6 V		2/f _{MCK} +220		2/f _{MCK} +220		2/f _{MCK} +220	ns
			1.6 V ≤ EV _{DD0} ≤ 3.6 V		—		2/f _{MCK} +220		2/f _{MCK} +220	ns

(Note, Caution and Remark are listed on the next page.)

Simplified I²C mode connection diagram (during communication at different potential)**Simplified I²C mode serial transfer timing (during communication at different potential)**

- Remarks**
1. $R_b[\Omega]$: Communication line (SDAr, SCLr) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLr) load capacitance, $V_b[V]$: Communication line voltage
 2. r: IIC number ($r = 00, 10, 20$), g: PIM, POM number ($g = 0, 1$)
 3. f_{MCK} : Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number ($mn = 00, 02, 10$))
 4. IIC01, IIC11, and IIC21 cannot communicate at different potential. Use IIC00, IIC10, or IIC20 for communication at different potential.

<R> (4) When reference voltage (+) = AV_{REFP}/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AV_{REFM}/ANI1 (ADREFM = 1), target for conversion: ANI16 to ANI30, internal reference voltage, temperature sensor output voltage

(T_A = -40 to +85°C, 1.6 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, 1.6 V ≤ AV_{REFP} ≤ AV_{DD} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V, AV_{SS} = 0 V, Reference voltage (+) = AV_{REFP}, Reference voltage (-) = AV_{REFM} = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES		$2.4\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$	8		12	bit
			$1.8\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$	8		10 ^{Note 1}	
			$1.6\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$	8 ^{Note 2}			
Overall error ^{Note 3}	AINL	12-bit resolution	$2.4\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$			±7.0	LSB
		10-bit resolution	$1.8\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$			±5.5	
		8-bit resolution	$1.6\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$			±3.0	
Conversion time	tCONV	ADTYP = 0, 12-bit resolution	$2.4\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$	4.125			μs
		ADTYP = 0, 10-bit resolution ^{Note 1}	$1.8\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$	9.5			
		ADTYP = 0, 8-bit resolution ^{Note 2}	$1.6\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$	57.5			
		ADTYP = 1, 8-bit resolution	$2.4\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$	3.3125			
			$1.8\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$	7.875			
			$1.6\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$	54.25			
Zero-scale error ^{Note 3}	E _{ZS}	12-bit resolution	$2.4\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$			±5.0	LSB
		10-bit resolution	$1.8\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$			±5.0	
		8-bit resolution	$1.6\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$			±2.5	
Full-scale error ^{Note 3}	E _{FS}	12-bit resolution	$2.4\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$			±5.0	LSB
		10-bit resolution	$1.8\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$			±5.0	
		8-bit resolution	$1.6\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$			±2.5	
Integral linearity error ^{Note 3}	ILE	12-bit resolution	$2.4\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$			±3.0	LSB
		10-bit resolution	$1.8\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$			±2.0	
		8-bit resolution	$1.6\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$			±1.5	
Differential linearity error ^{Note 3}	DLE	12-bit resolution	$2.4\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$			±2.0	LSB
		10-bit resolution	$1.8\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$			±2.0	
		8-bit resolution	$1.6\text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq 3.6\text{ V}$			±1.5	
Analog input voltage	V _{AIN}			0		AV _{REFP} and EV _{DD0}	V
		Interanal reference voltage (2.4 V ≤ V _{DD} ≤ 3.6 V, HS (high-speed main) mode)		V _{BGR} ^{Note 4}			V
		Temperature sensor output voltage (2.4 V ≤ V _{DD} ≤ 3.6 V, HS (high-speed main) mode)		V _{TMPS25} ^{Note 4}			V

- Notes 1.** Cannot be used for lower 2 bit of ADCR register
2. Cannot be used for lower 4 bit of ADCR register
3. Excludes quantization error (±1/2 LSB).
4. See 2.6.2 Temperature sensor, internal reference voltage output characteristics.

<R> (6) When reference voltage (+) = Internal reference voltage (1.45 V) (ADREFP1 = 1, ADREFP0 = 0), reference voltage (–) = AV_{SS} (ADREFM = 0), target ANI pin: ANI0 to ANI12, ANI16 to ANI30

($T_A = -40$ to $+85^\circ\text{C}$, $2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}$, $1.6\text{ V} \leq EV_{DD} \leq V_{DD}$, $1.6\text{ V} \leq AV_{DD} \leq V_{DD}$, $V_{SS} = EV_{SS0} = 0\text{ V}$, $AV_{SS} = 0\text{ V}$, Reference voltage (+) = Internal reference voltage, Reference voltage (–) = $AV_{SS} = 0\text{ V}$, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	R_{ES}		8			bit
Conversion time	t_{CONV}	8-bit resolution	16			μs
Zero-scale error ^{Note}	E_{ZS}	8-bit resolution			± 4.0	LSB
Integral linearity error ^{Note}	ILE	8-bit resolution			± 2.0	LSB
Differential linearity error ^{Note}	DLE	8-bit resolution			± 2.5	LSB
Reference voltage (+)	$AV_{REF(+)}$	= Internal reference voltage (V_{BGR})	1.38	1.45	1.5	V
Analog input voltage	V_{AIN}		0		V_{BGR}	V

Note Excludes quantization error ($\pm 1/2$ LSB).

2.6.2 Temperature sensor, internal reference voltage output characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}$, $V_{SS} = 0\text{ V}$, HS (high-speed main) mode)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	V_{TMPS25}	Setting ADS register = 80H, $T_A = +25^\circ\text{C}$		1.05		V
Internal reference voltage	V_{BGR}	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	F_{VTMPS}	Temperature sensor output voltage that depends on the temperature		-3.6		$\text{mV}/^\circ\text{C}$
Operation stabilization wait time	t_{AMP}		10			μs

2.6.3 POR circuit characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $V_{SS} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V_{POR}	Power supply rise time	1.47	1.51	1.55	V
	V_{PDR}	Power supply fall time	1.46	1.50	1.54	V
Minimum pulse width ^{Note}	T_{PW}		300			μs

Note This is the time required for the POR circuit to execute a reset when V_{DD} falls below V_{PDR} . When the microcontroller enters STOP mode or if the main system clock (f_{MAIN}) has been stopped by setting bit 0 (HIOSSTOP) and bit 7 (MSTOP) of the clock operation status control register (CSC), this is the time required for the POR circuit to execute a reset before V_{DD} rises to V_{POR} after having fallen below 0.7 V.



2.6.4 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode(T_A = -40 to +85°C, V_{PDR} ≤ V_{DD} ≤ 3.6 V, V_{SS} = 0 V)

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	Supply voltage level	V _{LVD2}	Power supply rise time	3.07	3.13	3.19	V
			Power supply fall time	3.00	3.06	3.12	V
		V _{LVD3}	Power supply rise time	2.96	3.02	3.08	V
			Power supply fall time	2.90	2.96	3.02	V
		V _{LVD4}	Power supply rise time	2.86	2.92	2.97	V
			Power supply fall time	2.80	2.86	2.91	V
		V _{LVD5}	Power supply rise time	2.76	2.81	2.87	V
			Power supply fall time	2.70	2.75	2.81	V
		V _{LVD6}	Power supply rise time	2.66	2.71	2.76	V
			Power supply fall time	2.60	2.65	2.70	V
		V _{LVD7}	Power supply rise time	2.56	2.61	2.66	V
			Power supply fall time	2.50	2.55	2.60	V
		V _{LVD8}	Power supply rise time	2.45	2.50	2.55	V
			Power supply fall time	2.40	2.45	2.50	V
		V _{LVD9}	Power supply rise time	2.05	2.09	2.13	V
			Power supply fall time	2.00	2.04	2.08	V
		V _{LVD10}	Power supply rise time	1.94	1.98	2.02	V
			Power supply fall time	1.90	1.94	1.98	V
		V _{LVD11}	Power supply rise time	1.84	1.88	1.91	V
			Power supply fall time	1.80	1.84	1.87	V
		V _{LVD12}	Power supply rise time	1.74	1.77	1.81	V
			Power supply fall time	1.70	1.73	1.77	V
		V _{LVD13}	Power supply rise time	1.64	1.67	1.70	V
			Power supply fall time	1.60	1.63	1.66	V
Minimum pulse width		t _{LW}		300			μs
Detection delay time						300	μs

Caution Set the detection voltage (V_{LVD}) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H/010C2H). The following shows the operating voltage range.

HS (high-speed main) mode: V_{DD} = 2.7 to 3.6 V@1 MHz to 32 MHz

V_{DD} = 2.4 to 3.6 V@1 MHz to 16 MHz

LS (low-speed main) mode: V_{DD} = 1.8 to 3.6 V@1 MHz to 8 MHz

LV (low-voltage main) mode: V_{DD} = 1.6 to 3.6 V@1 MHz to 4 MHz

3. ELECTRICAL SPECIFICATIONS

(G: INDUSTRIAL APPLICATIONS $T_A = -40$ to $+105^\circ\text{C}$)

This chapter describes the following electrical specifications.

Target products G: Industrial applications $T_A = -40$ to $+105^\circ\text{C}$

R5F10EBAGNA, R5F10EBCGNA, R5F10EBDGNA, R5F10EBEGNA
R5F10EGAGFB, R5F10EGCGFB, R5F10EGDGFB, R5F10EGEGFB
R5F10EGAGNA, R5F10EGCGNA, R5F10EGDGNA, R5F10EGEGNA
R5F10ELCGFB, R5F10ELDGFB, R5F10ELEGB

- Cautions**
1. The RL78/G1A has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 2. With products not provided with an EV_{DD0} or EV_{SS0} pin, replace EV_{DD0} with V_{DD} , or replace EV_{SS0} with V_{SS} .
 3. Please contact Renesas Electronics sales office for derating of operation under $T_A = +85^\circ\text{C}$ to $+105^\circ\text{C}$. Derating is the systematic reduction of load for the sake of improved reliability.

Remark When RL78/G1A is used in the range of $T_A = -40$ to $+85^\circ\text{C}$, see 2. ELECTRICAL SPECIFICATIONS ($T_A = -40$ to $+85^\circ\text{C}$).

3.2 Oscillator Characteristics

3.2.1 X1, XT1 oscillator characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}$, $V_{SS} = 0\text{ V}$)

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (f_x) ^{Note}	Ceramic resonator/crystal resonator	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	1.0		20.0	MHz
		$2.4\text{ V} \leq V_{DD} < 2.7\text{ V}$	1.0		16.0	
XT1 clock oscillation frequency (f_x) ^{Note}	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. See AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

<R> **Caution** Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

3.2.2 On-chip oscillator characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}$, $V_{SS} = 0\text{ V}$)

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator oscillation frequency ^{Notes 1, 2}	f_{IH}			1		32	MHz
High-speed on-chip oscillator oscillation frequency accuracy		+85 to $+105^\circ\text{C}$	$2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-2		+2	%
		-20 to $+85^\circ\text{C}$	$2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-1		+1	%
		-40 to -20°C	$2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-1.5		+1.5	%
Low-speed on-chip oscillator oscillation frequency	f_{IL}				15		kHz
Low-speed on-chip oscillator oscillation frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.

2. This indicates the oscillator characteristics only. See AC Characteristics for instruction execution time.

3.3 DC Characteristics

3.3.1 Pin characteristics

<R> ($T_A = -40$ to $+105^\circ\text{C}$, $2.4\text{ V} \leq AV_{DD} \leq V_{DD} \leq 3.6\text{ V}$, $2.4\text{ V} \leq EV_{DD0} \leq V_{DD} \leq 3.6\text{ V}$, $V_{SS} = EV_{SS0} = 0\text{ V}$) (1/5)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	I _{OH1}	Per pin for P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P130, P140, P141	$2.4\text{ V} \leq EV_{DD0} \leq 3.6\text{ V}$		$-3.0^{\text{Note 2}}$	mA
		Total of P00 to P04, P40 to P43, P120, P130, P140, P141 (When duty $\leq 70\%^{\text{Note 3}}$)	$2.7\text{ V} \leq EV_{DD0} \leq 3.6\text{ V}$		-10.0	mA
			$2.4\text{ V} \leq EV_{DD0} < 2.7\text{ V}$		-5.0	mA
		Total of P05, P06, P10 to P16, P30, P31, P50, P51, P70 to P77, (When duty $\leq 70\%^{\text{Note 3}}$)	$2.7\text{ V} \leq EV_{DD0} \leq 3.6\text{ V}$		-19.0	mA
			$2.4\text{ V} \leq EV_{DD0} < 2.7\text{ V}$		-10.0	mA
	I _{OH2}	Total of all pins (When duty $\leq 70\%^{\text{Note 3}}$)	$2.4\text{ V} \leq EV_{DD0} \leq 3.6\text{ V}$		-29.0	mA
		Per pin for P20 to P27, P150 to P154	$2.4\text{ V} \leq AV_{DD} \leq 3.6\text{ V}$		$-0.1^{\text{Note 2}}$	mA
		Total of all pins (When duty $\leq 70\%^{\text{Note 3}}$)	$2.4\text{ V} \leq AV_{DD} \leq 3.6\text{ V}$		-1.3	mA

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the EV_{DD0}, V_{DD} pins to an output pin.

2. However, do not exceed the total current value.

3. Specification under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor $> 70\%$ the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(I_{OH} \times 0.7)/(n \times 0.01)$

<Example> Where $n = 80\%$ and $I_{OH} = -10.0\text{ mA}$

$$\text{Total output current of pins} = (-10.0 \times 0.7)/(80 \times 0.01) \cong -8.7\text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P02 to P04, P10 to P15, P43, P50, P71, and P74 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- Notes**
1. Total current flowing into V_{DD} and EV_{DD0} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} , EV_{DD0} or V_{SS} , EV_{SS0} . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, on-chip pull-up/pull-down resistors, and data flash rewriting.
 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 3. When high-speed system clock and subsystem clock are stopped.
 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low power consumption oscillation ($AMP_{HS1} = 1$). Not including the current flowing into the RTC, 12-bit interval timer and watchdog timer
 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
HS (high-speed main) mode: $V_{DD} = 2.7\text{ V to }3.6\text{ V@1 MHz to }32\text{ MHz}$
 $V_{DD} = 2.4\text{ V to }3.6\text{ V@1 MHz to }16\text{ MHz}$

- Remarks**
1. f_{MX} : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 2. f_{IH} : High-speed on-chip oscillator clock frequency
 3. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}\text{C}$

(6) Communication at different potential (1.8 V, 2.5 V) (CSI mode) (master mode, SCKp... internal clock output) (1/2)
($T_A = -40$ to $+105^\circ\text{C}$, $2.4\text{ V} \leq \text{EV}_{\text{DD0}} \leq \text{V}_{\text{DD}} \leq 3.6\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = 0\text{ V}$)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	t_{KCY1}	$2.7\text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6\text{ V}$, $2.3\text{ V} \leq \text{V}_b \leq 2.7\text{ V}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 2.7\text{ k}\Omega$	$t_{\text{KCY1}} \geq 4/f_{\text{CLK}}$	1000		ns
		$2.4\text{ V} \leq \text{EV}_{\text{DD0}} < 3.3\text{ V}$, $1.6\text{ V} \leq \text{V}_b \leq 2.0\text{ V}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 5.5\text{ k}\Omega$	$t_{\text{KCY1}} \geq 4/f_{\text{CLK}}$	2300		ns
SCKp high-level width	t_{KH1}	$2.7\text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6\text{ V}$, $2.3\text{ V} \leq \text{V}_b \leq 2.7\text{ V}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 2.7\text{ k}\Omega$	$t_{\text{KCY1}}/2 - 340$			ns
		$2.4\text{ V} \leq \text{EV}_{\text{DD0}} < 3.3\text{ V}$, $1.6\text{ V} \leq \text{V}_b \leq 2.0\text{ V}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 5.5\text{ k}\Omega$	$t_{\text{KCY1}}/2 - 916$			ns
SCKp low-level width	t_{KL1}	$2.7\text{ V} \leq \text{EV}_{\text{DD0}} \leq 3.6\text{ V}$, $2.3\text{ V} \leq \text{V}_b \leq 2.7\text{ V}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 2.7\text{ k}\Omega$	$t_{\text{KCY1}}/2 - 36$			ns
		$2.4\text{ V} \leq \text{EV}_{\text{DD0}} < 3.3\text{ V}$, $1.6\text{ V} \leq \text{V}_b \leq 2.0\text{ V}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 5.5\text{ k}\Omega$	$t_{\text{KCY1}}/2 - 100$			ns

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (When 25- to 48-pin products)/ EV_{DD} tolerance (When 64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL} , see the DC characteristics with TTL input buffer selected.


<R>

- Remarks**
- $\text{R}_b[\Omega]$: Communication line (SCKp, SOp) pull-up resistance, $\text{C}_b[\text{F}]$: Communication line (SCKp, SOp) load capacitance, $\text{V}_b[\text{V}]$: Communication line voltage
 - p: CSI number (p = 00, 10, 20), m: Unit number, n: Channel number (mn = 00, 02, 10), g: PIM and POM number (g = 0, 1)
 - CSI01, CSI11, and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



- Remarks**
1. p: CSI number (p = 00, 10, 20), m: Unit number, n: Channel number (m = 00, 02, 10), g: PIM and POM number (g = 0, 1)
 2. CSI01, CSI11, and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

3.6.4 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode**($T_A = -40$ to $+105^\circ\text{C}$, $V_{PDR} \leq V_{DD} \leq 3.6\text{ V}$, $V_{SS} = 0\text{ V}$)**

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	Supply voltage level	V _{LVD2}	Power supply rise time	3.01	3.13	3.25	V
			Power supply fall time	2.94	3.06	3.18	V
		V _{LVD3}	Power supply rise time	2.90	3.02	3.14	V
			Power supply fall time	2.85	2.96	3.07	V
		V _{LVD4}	Power supply rise time	2.81	2.92	3.03	V
			Power supply fall time	2.75	2.86	2.97	V
		V _{LVD5}	Power supply rise time	2.70	2.81	2.92	V
			Power supply fall time	2.64	2.75	2.86	V
		V _{LVD6}	Power supply rise time	2.61	2.71	2.81	V
			Power supply fall time	2.55	2.65	2.75	V
		V _{LVD7}	Power supply rise time	2.51	2.61	2.71	V
			Power supply fall time	2.45	2.55	2.65	V
Minimum pulse width		t _{LW}		300			μs
Detection delay time						300	μs

Remark $V_{LVD(n-1)} > V_{LVDn}$: $n = 3$ to 7 **LVD Detection Voltage of Interrupt & Reset Mode****($T_A = -40$ to $+105^\circ\text{C}$, $V_{PDR} \leq V_{DD} \leq 3.6\text{ V}$, $V_{SS} = 0\text{ V}$)**

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Interrupt & reset mode	V _{LVD5}	VPOC2, VPOC1, VPOC0 = 0, 1, 1, falling reset voltage		2.64	2.75	2.86	V
	V _{LVD4}	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.81	2.92	3.03	V
			Falling interrupt voltage	2.75	2.86	2.97	V
	V _{LVD3}	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.90	3.02	3.14	V
			Falling interrupt voltage	2.85	2.96	3.07	V

Caution Set the detection voltage (V_{LVD}) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H/010C2H). The following shows the operating voltage range.

HS (high-speed main) mode: $V_{DD} = 2.7$ to $3.6\text{ V}@1\text{ MHz to }32\text{ MHz}$

$V_{DD} = 2.4$ to $3.6\text{ V}@1\text{ MHz to }16\text{ MHz}$

3.6.5 Supply voltage rise slope characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $V_{SS} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage rise	SV_{DD}				54	V/ms

Caution Be sure to maintain the internal reset state until V_{DD} reaches the operating voltage range specified in 3.4 AC Characteristics, by using the LVD circuit or external reset pin.