

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	46
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 28x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFBGA
Supplier Device Package	64-VFBGA (4x4)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10elcabg-u0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10elcabg-u0</a>

## 1.2 List of Part Numbers

**Figure 1-1. Part Number, Memory Size, and Package of RL78/G1A**




**Caution** The part number above is valid as of when this manual was issued. For the latest part number, see the web page of the target product on the Renesas Electronics website.

### 1.3 Pin Configuration (Top View)

#### 1.3.1 25-pin products

- 25-pin plastic WFLGA (3 × 3 mm, 0.50 mm pitch)

&lt;R&gt;




	A	B	C	D	E	
5	P40/TOOL0	RESET	P03/ANI16/ RxD1/TO00/ (KR1)	P23/ANI3/ (KR3)	AV <sub>ss</sub>	5
4	P122/X2/ EXCLK	P137/INTP0	P02/ANI17/ TxD1/TI00/ (KR0)	P22/ANI2/ (KR2)	AV <sub>dd</sub>	4
3	P121/X1	V <sub>dd</sub>	P21/ANI1/ AV <sub>REFM</sub>	P11/ANI20/ SI00/SDA00/ RxDO/ TOOLRxDO	P10/ANI18/ SCK00/SCL00	3
2	REGC	V <sub>ss</sub>	P30/ANI27/ SCK11/SCL11/ INTP3	P51/ANI25/ SO11/INTP2	P50/ANI26/ SI11/SDA11 INTP1	2
1	P60/SCLA0	P61/SDAA0	P31/ANI29/TI03/ TO03/PCLBUZ0 /INTP4	P12/ANI21/ SO00/TxD0/ TOOLTxDO	P20/ANI0/ AV <sub>REFP</sub>	1
	A	B	C	D	E	

**Caution Connect the REGC pin to V<sub>ss</sub> via a capacitor (0.47 to 1  $\mu$ F).**

**Remarks 1.** For pin identification, see **1.4 Pin Identification**.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

## 1.5.4 64-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

**Notes** 1. Total current flowing into  $V_{DD}$  and  $EV_{DD0}$ , including the input leakage current flowing when the level of the input pin is fixed to  $V_{DD}$ ,  $EV_{DD0}$  or  $V_{SS}$ ,  $EV_{SS0}$ . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, on-chip pull-up/pull-down resistors, and data flash rewriting.

2. During HALT instruction execution by flash memory.
3. When high-speed on-chip oscillator and subsystem clock are stopped.
4. When high-speed system clock and subsystem clock are stopped.
5. When high-speed on-chip oscillator and high-speed system clock are stopped. When  $RTCLPC = 1$  and setting ultra-low current consumption ( $AMPHS1 = 1$ ). Including the current flowing into the RTC. However, not including the current flowing into the 12-bit interval timer, and watchdog timer.
6. When subsystem clock is stopped. Not including the current flowing into the RTC, 12-bit interval timer, watchdog timer.
7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:  $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ @1 MHz to 32 MHz  
 $2.4 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ @1 MHz to 16 MHz

LS (low-speed main) mode:  $1.8 \text{ V} \leq V_{DD} < 3.6 \text{ V}$ @1 MHz to 8 MHz

LV (low-voltage main) mode:  $1.6 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ @1 MHz to 4 MHz

8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

**Remarks** 1.  $f_{MX}$ : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)



2.  $f_{IH}$ : High-speed on-chip oscillator clock frequency

3.  $f_{SUB}$ : Subsystem clock frequency (XT1 clock oscillation frequency)

4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is  $T_A = 25^\circ\text{C}$

$(T_A = -40$ to $+85^\circ\text{C}$ , $1.6 \text{ V} \leq EV_{DD0} \leq V_{DD} \leq 3.6 \text{ V}$ , $V_{SS} = EV_{SS0} = 0 \text{ V}$ )							(3/3)	
Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
Low-speed on-chip oscillator operating current	$I_{FIL}$ <sup>Note 1</sup>				0.20		$\mu\text{A}$	
RTC operating current	$I_{RTC}$ <sup>Notes 1, 2, 3</sup>				0.02		$\mu\text{A}$	
12-bit interval timer operating current	$I_{IT}$ <sup>Notes 1, 2, 4</sup>				0.02		$\mu\text{A}$	
Watchdog timer operating current	$I_{WDT}$ <sup>Notes 1, 2, 5</sup>	$f_{IL} = 15 \text{ kHz}$			0.22		$\mu\text{A}$	
A/D converter operating current	$I_{ADC}$ <sup>Notes 6, 7</sup>	$AV_{DD} = 3.0 \text{ V}$ , When conversion at maximum speed			420	720	$\mu\text{A}$	
AV <sub>REF(+)</sub> current	$I_{AVREF}$ <sup>Note 8</sup>	$AV_{DD} = 3.0 \text{ V}$ , $ADREFP1 = 0$ , $ADREFP0 = 0$ <sup>Note 7</sup>			14.0	25.0	$\mu\text{A}$	
		$AV_{REFP} = 3.0 \text{ V}$ , $ADREFP1 = 0$ , $ADREFP0 = 1$ <sup>Note 10</sup>			14.0	25.0	$\mu\text{A}$	
		$ADREFP1 = 1$ , $ADREFP0 = 0$ <sup>Note 1</sup>			14.0	25.0	$\mu\text{A}$	
A/D converter reference voltage current	$I_{ADREF}$ <sup>Notes 1, 9</sup>	$V_{DD} = 3.0 \text{ V}$			75.0		$\mu\text{A}$	
Temperature sensor operating current	$I_{TMP}$ <sup>Note 1</sup>	$V_{DD} = 3.0 \text{ V}$			75.0		$\mu\text{A}$	
LVD operating current	$I_{LVD}$ <sup>Notes 1, 11</sup>				0.08		$\mu\text{A}$	
BGO operating current	$I_{BGO}$ <sup>Notes 1, 12</sup>				2.5	12.2	mA	
Self-programming operating current	$I_{FSP}$ <sup>Notes 1, 13</sup>				2.5	12.2	mA	
SNOOZE operating current	$I_{SNOZ}$	A/D converter operation ( $AV_{DD} = 3.0 \text{ V}$ )	The mode is performed <sup>Notes 1, 14</sup>			0.50	0.60	mA
			During A/D conversion <sup>Note 1</sup>			0.60	0.75	mA
			During A/D conversion <sup>Note 7</sup>			420	720	$\mu\text{A}$
			CSI/UART operation <sup>Note 1</sup>			0.70	0.84	mA

(Notes and Remarks are listed on the next page.)

**UART mode connection diagram (during communication at same potential)****UART mode bit width (during communication at same potential) (reference)**

**Remarks** 1. q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)

2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))

- (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $2.7 \text{ V} \leq EV_{DD0} \leq V_{DD} \leq 3.6 \text{ V}$ ,  $V_{SS} = EV_{SS0} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	HS <sup>Note 1</sup>		LS <sup>Note 2</sup>		LV <sup>Note 3</sup>		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	$t_{KCY1}$	$2.7 \text{ V} \leq EV_{DD} \leq 3.6 \text{ V}$ $t_{KCY1} \geq 2/f_{CLK}$	83.3		250		500		ns
SCKp high-/low-level width	$t_{KH1}$ , $t_{KL1}$	$2.7 \text{ V} \leq EV_{DD} \leq 3.6 \text{ V}$	$t_{KCY1}/2$ -10		$t_{KCY1}/2$ -50		$t_{KCY1}/2$ -50		ns
Slp setup time (to $SCKp \uparrow$ ) <sup>Note 4</sup>	$t_{SIK1}$	$2.7 \text{ V} \leq EV_{DD} \leq 3.6 \text{ V}$	33		110		110		ns
Slp hold time (from $SCKp \uparrow$ ) <sup>Note 4</sup>	$t_{SKI1}$	$2.7 \text{ V} \leq EV_{DD} \leq 3.6 \text{ V}$	10		10		10		ns
Delay time from $SCKp \downarrow$ to SOp output <sup>Note 5</sup>	$t_{KS01}$	$C = 20 \text{ pF}$ <sup>Note 6</sup>		10		10		10	ns

**Notes** 1. HS is condition of HS (high-speed main) mode.

2. LS is condition of LS (low-speed main) mode.
3. LV is condition of LV (low-voltage main) mode.
4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time or Slp hold time becomes "from  $SCKp \downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from  $SCKp \uparrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
6. C is the load capacitance of the SCKp and SOp output lines.


**Caution** Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- Remarks** 1. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),  
g: PIM and POM numbers (g = 1)
2. fmck: Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))


- Notes**
1. HS is condition of HS (high-speed main) mode.
  2. LS is condition of LS (low-speed main) mode.
  3. LV is condition of LV (low-voltage main) mode.
  4. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
  5. When  $\text{DAP}_{mn} = 0$  and  $\text{CKP}_{mn} = 0$ , or  $\text{DAP}_{mn} = 1$  and  $\text{CKP}_{mn} = 1$ . The  $\text{S}\mu\text{t}$  setup time or  $\text{S}\mu\text{h}$  hold time becomes "from  $\text{SCKp}\downarrow$ " when  $\text{DAP}_{mn} = 0$  and  $\text{CKP}_{mn} = 1$ , or  $\text{DAP}_{mn} = 1$  and  $\text{CKP}_{mn} = 0$ .
  6. When  $\text{DAP}_{mn} = 0$  and  $\text{CKP}_{mn} = 0$ , or  $\text{DAP}_{mn} = 1$  and  $\text{CKP}_{mn} = 1$ . The delay time to SO<sub>Op</sub> output becomes "from  $\text{SCKp}\uparrow$ " when  $\text{DAP}_{mn} = 0$  and  $\text{CKP}_{mn} = 1$ , or  $\text{DAP}_{mn} = 1$  and  $\text{CKP}_{mn} = 0$ .
  7. C is the load capacitance of the SO<sub>Op</sub> output lines.

**Caution** Select the normal input buffer for the S<sub>\mu</sub>t pin and SCKp pin and the normal output mode for the SO<sub>Op</sub> pin by using port input mode register g (PIMg) and port output mode register g (POMg).


- Remarks**
1. p: CSI number (p = 00, 01, 10, 11, 20, 21), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),  
g: PIM number (g = 0, 1)
  2. f<sub>MCK</sub>: Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))

**CSI mode connection diagram (during communication at same potential)****CSI mode serial transfer timing (during communication at same potential)**



(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

**CSI mode serial transfer timing (during communication at same potential)**

(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



- Remarks**
- p: CSI number ( $p = 00, 01, 10, 11, 20, 21$ )
  - m: Unit number, n: Channel number ( $mn = 00$  to  $03, 10, 11$ )

**UART mode connection diagram (during communication at different potential)****UART mode bit width (during communication at different potential) (reference)**

- Remarks**
1.  $R_b[\Omega]$ : Communication line (TxDq) pull-up resistance,  
 $C_b[F]$ : Communication line (TxDq) load capacitance,  $V_b[V]$ : Communication line voltage
  2. q: UART number ( $q = 0$  to 2), g: PIM and POM number ( $g = 0, 1$ )
  3.  $f_{MCK}$ : Serial array unit operation clock frequency  
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).)  
 m: Unit number, n: Channel number ( $mn = 00$  to 03, 10, 11))

- <R> (4) When reference voltage (+) =  $\text{AV}_{\text{REFP}}/\text{ANI}0$  ( $\text{ADREFP}1 = 0$ ,  $\text{ADREFP}0 = 1$ ), reference voltage (-) =  $\text{AV}_{\text{REFM}}/\text{ANI}1$  ( $\text{ADREFM} = 1$ ), target for conversion:  $\text{ANI}16$  to  $\text{ANI}30$ , interanal reference voltage, temperature sensor output voltage

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq \text{EV}_{\text{DD}0} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$ ,  $1.6 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$ ,  $\text{V}_{\text{ss}} = \text{EV}_{\text{SS}0} = 0 \text{ V}$ ,  $\text{AV}_{\text{ss}} = 0 \text{ V}$ , Reference voltage (+) =  $\text{AV}_{\text{REFP}}$ , Reference voltage (-) =  $\text{AV}_{\text{REFM}} = 0 \text{ V}$ )

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	$\text{RES}$		2.4 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$	8		12	bit
			1.8 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$	8		10 <sup>Note 1</sup>	
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$	8 <sup>Note 2</sup>			
Overall error <sup>Note 3</sup>	$\text{AINL}$	12-bit resolution	2.4 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$			$\pm 7.0$	LSB
		10-bit resolution	1.8 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$			$\pm 5.5$	
		8-bit resolution	1.6 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$			$\pm 3.0$	
Conversion time	$t_{\text{CONV}}$	ADTYP = 0, 12-bit resolution	2.4 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$	4.125			$\mu\text{s}$
		ADTYP = 0, 10-bit resolution <sup>Note 1</sup>	1.8 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$	9.5			
		ADTYP = 0, 8-bit resolution <sup>Note 2</sup>	1.6 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$	57.5			
		ADTYP = 1, 8-bit resolution	2.4 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$	3.3125			
			1.8 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$	7.875			
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$	54.25			
Zero-scale error <sup>Note 3</sup>	$\text{E}_{\text{zs}}$	12-bit resolution	2.4 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$			$\pm 5.0$	LSB
		10-bit resolution	1.8 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$			$\pm 5.0$	
		8-bit resolution	1.6 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$			$\pm 2.5$	
Full-scale error <sup>Note 3</sup>	$\text{E}_{\text{fs}}$	12-bit resolution	2.4 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$			$\pm 5.0$	LSB
		10-bit resolution	1.8 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$			$\pm 5.0$	
		8-bit resolution	1.6 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$			$\pm 2.5$	
Integral linearity error <sup>Note 3</sup>	$\text{ILE}$	12-bit resolution	2.4 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$			$\pm 3.0$	LSB
		10-bit resolution	1.8 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$			$\pm 2.0$	
		8-bit resolution	1.6 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$			$\pm 1.5$	
Differential linearity error <sup>Note 3</sup>	$\text{DLE}$	12-bit resolution	2.4 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$			$\pm 2.0$	LSB
		10-bit resolution	1.8 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$			$\pm 2.0$	
		8-bit resolution	1.6 V $\leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}}$ $\leq 3.6 \text{ V}$			$\pm 1.5$	
Analog input voltage	$\text{V}_{\text{AIN}}$			0		$\text{AV}_{\text{REFP}}$ and $\text{EV}_{\text{DD}0}$	V
		Interanal reference voltage (2.4 V $\leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$ , HS (high-speed main) mode)		$\text{V}_{\text{BGR}}$ <sup>Note 4</sup>			V
		Temperature sensor output voltage (2.4 V $\leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$ , HS (high-speed main) mode)		$\text{V}_{\text{TMPS25}}$ <sup>Note 4</sup>			V

- Notes 1. Cannot be used for lower 2 bit of ADCR register  
 2. Cannot be used for lower 4 bit of ADCR register  
 3. Excludes quantization error ( $\pm 1/2$  LSB).  
 4. See 2.6.2 Temperature sensor, internal reference voltage output characteristics.

### 2.6.4 LVD circuit characteristics

#### LVD Detection Voltage of Reset Mode and Interrupt Mode

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{PDR} \leq V_{DD} \leq 3.6$  V,  $V_{SS} = 0$  V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	$V_{LVD2}$	Power supply rise time	3.07	3.13	3.19	V
		Power supply fall time	3.00	3.06	3.12	V
	$V_{LVD3}$	Power supply rise time	2.96	3.02	3.08	V
		Power supply fall time	2.90	2.96	3.02	V
	$V_{LVD4}$	Power supply rise time	2.86	2.92	2.97	V
		Power supply fall time	2.80	2.86	2.91	V
	$V_{LVD5}$	Power supply rise time	2.76	2.81	2.87	V
		Power supply fall time	2.70	2.75	2.81	V
	$V_{LVD6}$	Power supply rise time	2.66	2.71	2.76	V
		Power supply fall time	2.60	2.65	2.70	V
	$V_{LVD7}$	Power supply rise time	2.56	2.61	2.66	V
		Power supply fall time	2.50	2.55	2.60	V
	$V_{LVD8}$	Power supply rise time	2.45	2.50	2.55	V
		Power supply fall time	2.40	2.45	2.50	V
	$V_{LVD9}$	Power supply rise time	2.05	2.09	2.13	V
		Power supply fall time	2.00	2.04	2.08	V
	$V_{LVD10}$	Power supply rise time	1.94	1.98	2.02	V
		Power supply fall time	1.90	1.94	1.98	V
	$V_{LVD11}$	Power supply rise time	1.84	1.88	1.91	V
		Power supply fall time	1.80	1.84	1.87	V
	$V_{LVD12}$	Power supply rise time	1.74	1.77	1.81	V
		Power supply fall time	1.70	1.73	1.77	V
	$V_{LVD13}$	Power supply rise time	1.64	1.67	1.70	V
		Power supply fall time	1.60	1.63	1.66	V
Minimum pulse width	$t_{LW}$		300			$\mu\text{s}$
Detection delay time					300	$\mu\text{s}$

**Caution** Set the detection voltage ( $V_{LVD}$ ) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H/010C2H). The following shows the operating voltage range.

**HS (high-speed main) mode:**  $V_{DD} = 2.7$  to  $3.6$  V@1 MHz to 32 MHz

$V_{DD} = 2.4$  to  $3.6$  V@1 MHz to 16 MHz

**LS (low-speed main) mode:**  $V_{DD} = 1.8$  to  $3.6$  V@1 MHz to 8 MHz

**LV (low-voltage main) mode:**  $V_{DD} = 1.6$  to  $3.6$  V@1 MHz to 4 MHz

**LVD Detection Voltage of Interrupt & Reset Mode**(  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{PD}\leq V_{DD} \leq 3.6$  V,  $V_{SS} = 0$  V )

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
Interrupt & reset mode	$V_{LVD13}$	VPOC2, VPOC1, VPOC0 = 0, 0, 0, falling reset voltage LVIS1, LVIS0 = 1, 0 LVIS1, LVIS0 = 0, 1 LVIS1, LVIS0 = 0, 0		1.60	1.63	1.66	V	
	$V_{LVD12}$		Rising release reset voltage	1.74	1.77	1.81	V	
			Falling interrupt voltage	1.70	1.73	1.77	V	
	$V_{LVD11}$		Rising release reset voltage	1.84	1.88	1.91	V	
			Falling interrupt voltage	1.80	1.84	1.87	V	
	$V_{LVD4}$		Rising release reset voltage	2.86	2.92	2.97	V	
			Falling interrupt voltage	2.80	2.86	2.91	V	
	$V_{LVD11}$	VPOC2, VPOC1, VPOC0 = 0, 0, 1, falling reset voltage	1.80	1.84	1.87	V		
	$V_{LVD10}$		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.94	1.98	2.02	V
			Falling interrupt voltage	1.90	1.94	1.98	V	
	$V_{LVD9}$		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.05	2.09	2.13	V
			Falling interrupt voltage	2.00	2.04	2.08	V	
	$V_{LVD2}$		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.07	3.13	3.19	V
			Falling interrupt voltage	3.00	3.06	3.12	V	
	$V_{LVD8}$	VPOC2, VPOC1, VPOC0 = 0, 1, 0, falling reset voltage		2.40	2.45	2.50	V	
	$V_{LVD7}$		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.56	2.61	2.66	V
			Falling interrupt voltage	2.50	2.55	2.60	V	
	$V_{LVD6}$		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.66	2.71	2.76	V
			Falling interrupt voltage	2.60	2.65	2.70	V	
	$V_{LVD5}$	VPOC2, VPOC1, VPOC0 = 0, 1, 1, falling reset voltage		2.70	2.75	2.81	V	
	$V_{LVD4}$		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.86	2.92	2.97	V
			Falling interrupt voltage	2.80	2.86	2.91	V	
	$V_{LVD3}$		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.96	3.02	3.08	V
			Falling interrupt voltage	2.90	2.96	3.02	V	

**Caution** Set the detection voltage ( $V_{LVD}$ ) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H/010C2H). The following shows the operating voltage range.

**HS (high-speed main) mode:**  $V_{DD} = 2.7$  to  $3.6$  V@1 MHz to 32 MHz

$V_{DD} = 2.4$  to  $3.6$  V@1 MHz to 16 MHz

**LS (low-speed main) mode:**  $V_{DD} = 1.8$  to  $3.6$  V@1 MHz to 8 MHz



**LV (low-voltage main) mode:**  $V_{DD} = 1.6$  to  $3.6$  V@1 MHz to 4 MHz

### 2.6.5 Supply voltage rise slope characteristics

(  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{SS} = 0$  V )


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage rise	$SV_{DD}$				54	V/ms

**Caution** Be sure to maintain the internal reset state until  $V_{DD}$  reaches the operating voltage range specified in 2.4 AC Characteristics, by using the LVD circuit or external reset pin.


**Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)****Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)**

- Remarks**
1.  $R_b[\Omega]$ : Communication line (SDAr) pull-up resistance,  $C_b[F]$ : Communication line (SDAr, SCLr) load capacitance
  2. r: IIC number ( $r = 00, 01, 10, 11, 20, 21$ ), g: PIM number ( $g = 0, 1$ ), h: POM number ( $h = 0, 1$ )
  3.  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number, mn = 00 to 03, 10, 11)



**CSI mode serial transfer timing (slave mode) (during communication at different potential)**  
 (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



**CSI mode serial transfer timing (slave mode) (during communication at different potential)**  
 (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



- Remarks**
1. p: CSI number (p = 00, 10, 20), m: Unit number, n: Channel number (mn = 00, 02, 10), g: PIM and POM number (g = 0, 1)
  2. CSI01, CSI11, and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

**Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)****Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)**

- Remarks**
1. R<sub>b</sub>[Ω]: Communication line (SDAr, SCLr) pull-up resistance, C<sub>b</sub>[F]: Communication line (SDAr, SCLr) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  2. r: IIC number (r = 00, 10, 20), g: PIM, POM number (g = 0, 1)
  3. f<sub>MCK</sub>: Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 02, 10))
  4. IIC01, IIC11, and IIC21 cannot communicate at different potential. Use IIC00, IIC10, or IIC20 for communication at different potential.

### 3.6.4 LVD circuit characteristics

#### LVD Detection Voltage of Reset Mode and Interrupt Mode

(TA = -40 to +105°C, VPDR ≤ VDD ≤ 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V <sub>LVD2</sub>	Power supply rise time	3.01	3.13	3.25	V
		Power supply fall time	2.94	3.06	3.18	V
	V <sub>LVD3</sub>	Power supply rise time	2.90	3.02	3.14	V
		Power supply fall time	2.85	2.96	3.07	V
	V <sub>LVD4</sub>	Power supply rise time	2.81	2.92	3.03	V
		Power supply fall time	2.75	2.86	2.97	V
	V <sub>LVD5</sub>	Power supply rise time	2.70	2.81	2.92	V
		Power supply fall time	2.64	2.75	2.86	V
	V <sub>LVD6</sub>	Power supply rise time	2.61	2.71	2.81	V
		Power supply fall time	2.55	2.65	2.75	V
	V <sub>LVD7</sub>	Power supply rise time	2.51	2.61	2.71	V
		Power supply fall time	2.45	2.55	2.65	V
Minimum pulse width	t <sub>LW</sub>		300			μs
Detection delay time					300	μs

**Remark** V<sub>LVD (n-1)</sub> > V<sub>LVDn</sub>: n = 3 to 7

#### LVD Detection Voltage of Interrupt & Reset Mode

(TA = -40 to +105°C, VPDR ≤ VDD ≤ 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Interrupt & reset mode	V <sub>LVD5</sub>	VPOC2, VPOC1, VPOC0 = 0, 1, 1, falling reset voltage	2.64	2.75	2.86	V
	V <sub>LVD4</sub>	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.81	2.92	3.03
			Falling interrupt voltage	2.75	2.86	2.97
	V <sub>LVD3</sub>	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.90	3.02	3.14
			Falling interrupt voltage	2.85	2.96	3.07

**Caution** Set the detection voltage (V<sub>LVD</sub>) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H/010C2H). The following shows the operating voltage range.

HS (high-speed main) mode: V<sub>DD</sub> = 2.7 to 3.6 V@1 MHz to 32 MHz

V<sub>DD</sub> = 2.4 to 3.6 V@1 MHz to 16 MHz

### 3.6.5 Supply voltage rise slope characteristics

(TA = -40 to +105°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage rise	S <sub>V<sub>DD</sub></sub>				54	V/ms

**Caution** Be sure to maintain the internal reset state until V<sub>DD</sub> reaches the operating voltage range specified in 3.4 AC Characteristics, by using the LVD circuit or external reset pin.



## 4. PACKAGE DRAWINGS

### 4.1 25-pin products


R5F10E8AALA, R5F10E8CALA, R5F10E8DALA, R5F10E8EALA

JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-WFLGA25-3x3-0.50	PWLG0025KA-A	P25FC-50-2N2-3	0.01


Unit: mm



DETAIL OF (C) PART



DETAIL OF (D) PART




ITEM	DIMENSIONS
D	3.00±0.10
E	3.00±0.10
w	0.20
[e]	0.50
A	0.69±0.07
b	0.24±0.05
x	0.05
y	0.08
y1	0.20
ZD	0.50
ZE	0.50

© 2014 Renesas Electronics Corporation. All rights reserved.

## 4.4 64-pin products

R5F10ELCAF, R5F10ELDAFB, R5F10ELEAFB  
 R5F10ELCGFB, R5F10ELDGF, R5F10ELEGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP64-10x10-0.50	PLQP0064KF-A	P64GB-50-UEU-2	0.35



**NOTE**

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.

R5F10ELCABG, R5F10ELDABG, R5F10ELEABG

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-VFBGA64-4x4-0.40	PVBG0064LA-A	P64F1-40-AA2-2	0.03



(UNIT:mm)	
ITEM	DIMENSIONS
D	4.00±0.10
E	4.00±0.10
w	0.15
A	0.89±0.10
A1	0.20±0.05
A2	0.69
e	0.40
b	0.25±0.05
x	0.05
y	0.08
y1	0.20
ZD	0.60
ZE	0.60

© 2012 Renesas Electronics Corporation. All rights reserved.