

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I ² C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Bluetooth, Brown-out Detect/Reset, Cap Sense, LCD, LVD, POR, PWM, SmartCard, SmartSense, WDT
Number of I/O	36
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	68-XFBGA, WLCSP
Supplier Device Package	68-WLCSP (3.52x3.91)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4247fli-bl493t

Contents


Functional Definition	5	Memory	29
CPU and Memory Subsystem	5	System Resources	30
System Resources	5	Ordering Information.....	37
BLE Radio and Subsystem	6	Ordering Code Definitions	38
Analog Blocks.....	7	Packaging.....	39
Programmable Digital	8	WLCSP Compatibility	41
Fixed-Function Digital	9	Acronyms	45
GPIO	9	Document Conventions	47
Special-Function Peripherals	10	Units of Measure	47
Pinouts	11	Revision History	48
Power	16	Sales, Solutions, and Legal Information	49
Development Support	17	Worldwide Sales and Design Support.....	49
Documentation	17	Products	49
Online	17	PSoC® Solutions	49
Tools.....	17	Cypress Developer Community.....	49
Electrical Specifications	18	Technical Support	49
Absolute Maximum Ratings	18		
Device-Level Specifications	18		
Analog Peripherals	23		
Digital Peripherals	27		

Programmable Digital

Universal Digital Blocks (UDBs) and Port Interfaces

The PSoC 4XX8 BLE 4.2 has four UDBs; the UDB array also provides a switched Digital System Interconnect (DSI) fabric that allows signals from peripherals and ports to be routed to and through the UDBs for communication and control.


Figure 5. UDB Array



UDBs can be clocked from a clock-divider block, from a port interface (required for peripherals such as SPI), and from the DSI network directly or after synchronization.

A port interface is defined, which acts as a register that can be clocked with the same source as the PLDs inside the UDB array. This allows a faster operation because the inputs and outputs can be registered at the port interface close to the I/O pins and at the edge of the array. The port interface registers can be clocked by one of the I/Os from the same port. This allows interfaces such as SPI to operate at higher clock speeds by eliminating the delay for the port input to be routed over DSI and used to register other inputs (see Figure 6).

Figure 6. Port Interface



UDBs can generate interrupts (one UDB at a time) to the interrupt controller. UDBs retain the ability to connect to any pin on the chip through the DSI.

Fixed-Function Digital

Timer/Counter/PWM Block

The timer/counter/PWM block consists of four 16-bit counters with user-programmable period length. There is a Capture register to record the count value at the time of an event (which may be an I/O event), a period register which is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals which are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow the use as deadband programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor-drive systems when an overcurrent state is indicated and the PWMs driving the FETs need to be shut off immediately with no time for software intervention.

Serial Communication Blocks (SCB)

PSoC 4200_BLE has two SCBs, each of which can implement an I²C, UART, or SPI interface.

I²C Mode: The hardware I²C block implements a full multi-master and slave interface (it is capable of multimaster arbitration). This block is capable of operating at speeds of up to 1 Mbps (Fast Mode Plus) and has flexible buffering options to reduce the interrupt overhead and latency for the CPU. It also supports EzI²C that creates a mailbox address range in the memory of PSoC 4200_BLE and effectively reduces the I²C communication to reading from and writing to an array in the memory. In addition, the block supports an 8-deep FIFO for receive and transmit, which, by increasing the time given for the CPU to read the data, greatly reduces the need for clock stretching caused by the CPU not having read the data on time. The FIFO mode is available in all channels and is very useful in the absence of DMA.

The I²C peripheral is compatible with I²C Standard-mode, Fast-mode, and Fast-Mode Plus devices as defined in the NXP I²C-bus specification and user manual (UM10204). The I²C bus I/O is implemented with GPIO in open-drain modes.

SCB1 is fully compliant with Standard mode (100 kHz), Fast mode (400 kHz), and Fast-Mode Plus (1 MHz) I²C signaling specifications when routed to GPIO pins P5[0] and P5[1], except for hot-swap capability during I²C active communication. The remaining GPIOs do not meet the hot-swap specification (V_{DD} off; draw < 10- μ A current) for Fast mode and Fast-Mode Plus, I_{OL} Spec (20 mA) for Fast-Mode Plus, hysteresis spec (0.05 V_{DD}) for Fast mode and Fast-Mode Plus, and minimum fall time spec for Fast mode and Fast-Mode Plus.

- GPIO cells, including P5.0 and P5.1, cannot be hot-swapped or powered up independent of the rest of the I²C system.
- The GPIO pins P5.0 and P5.1 are over-voltage tolerant but cannot be hot-swapped or powered up independent of the rest of the I²C system
- Fast-Mode Plus has an I_{OL} specification of 20 mA at a V_{OL} of 0.4 V. The GPIO cells can sink a maximum of 8 mA I_{OL} with a V_{OL} maximum of 0.6 V.

- Fast-mode and Fast-Mode Plus specify minimum Fall times, which are not met with the GPIO cell; the Slow-Strong mode can help meet this spec depending on the bus load.

UART Mode: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows the addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated. Note that hardware handshaking is not supported. This is not commonly used and can be implemented with a UDB-based UART in the system, if required.

SPI Mode: The SPI mode supports full Motorola SPI, TI Secure Simple Pairing (SSP) (essentially adds a start pulse that is used to synchronize SPI Coders), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO for transmit and receive.

GPIO

PSoC 4200_BLE has 36 GPIOs. The GPIO block implements the following:

- Eight drive strength modes:
 - Analog input mode (input and output buffers disabled)
 - Input only
 - Weak pull-up with strong pull-down
 - Strong pull-up with weak pull-down
 - Open drain with strong pull-down
 - Open drain with strong pull-up
 - Strong pull-up with strong pull-down
 - Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTTL)
- Pins 0 and 1 of Port 5 are overvoltage-tolerant pins
- Individual control of input and output buffer enabling/disabling in addition to drive-strength modes
- Hold mode for latching previous state (used for retaining the I/O state in Deep Sleep and Hibernate modes)
- Selectable slew rates for dV/dt-related noise control to improve EMI

The pins are organized in logical entities called ports, which are 8-bit in width. During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix (HSIOM) is used to multiplex between various signals that may connect to an I/O pin. Pin locations for fixed-function peripherals are also fixed to reduce internal multiplexing complexity (these signals do not go through the DSI network). DSI signals are not affected by this and any pin may be routed to any UDB through the DSI network.

Data output and pin-state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (5 for PSoC 4200_BLE).

Special-Function Peripherals

LCD Segment Drive

PSoC 4200_BL has an LCD controller, which can drive up to four commons and up to 32 segments. It uses full digital methods to drive the LCD segments requiring no generation of internal LCD voltages. The two methods used are referred to as digital correlation and PWM.

The digital correlation method modulates the frequency and levels of the common and segment signals to generate the highest RMS voltage across a segment to light it up or to keep the RMS signal zero. This method is good for STN displays but may result in reduced contrast with TN (cheaper) displays.

The PWM method drives the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD voltage. This method results in higher power consumption but can result in better results when driving TN displays. LCD operation is supported during Deep Sleep mode, refreshing a small display buffer (four bits; one 32-bit register per port).

CapSense

CapSense is supported on all pins in PSoC 4200_BL through a CapSense Sigma-Delta (CSD) block that can be connected to any pin through an analog mux bus that any GPIO pin can be connected to via an Analog switch. CapSense function can thus be provided on any pin or group of pins in a system under software control. A Component is provided for the CapSense block to make it easy for the user.

The shield voltage can be driven on another mux bus to provide liquid-tolerance capability. Liquid tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input.

The CapSense block has two IDACs which can be used for general purposes if CapSense is not being used (both IDACs are available in that case) or if CapSense is used without liquid tolerance (one IDAC is available).

Pinouts

Table 1 shows the pin list for the PSoC 4200_BLE device. Port 3 consists of the high-speed analog inputs for the SAR mux. All pins support CSD CapSense and analog mux bus connections.

Table 1. PSoC 4200_BLE Pin List (QFN Package)

Pin	Name	Type	Description
1	VDDD	POWER	1.71-V to 5.5-V digital supply
2	XTAL32O/P6.0	CLOCK	32.768-kHz crystal
3	XTAL32I/P6.1	CLOCK	32.768-kHz crystal or external clock input
4	XRES	RESET	Reset, active LOW
5	P4.0	GPIO	Port 4 Pin 0, lcd, csd
6	P4.1	GPIO	Port 4 Pin 1, lcd, csd
7	P5.0	GPIO	Port 5 Pin 0, lcd, csd
8	P5.1	GPIO	Port 5 Pin 1, lcd, csd
9	VSSD	GROUND	Digital ground
10	VDDR	POWER	1.9-V to 5.5-V radio supply
11	GANT1	GROUND	Antenna shielding ground
12	ANT	ANTENNA	Antenna pin
13	GANT2	GROUND	Antenna shielding ground
14	VDDR	POWER	1.9-V to 5.5-V radio supply
15	VDDR	POWER	1.9-V to 5.5-V radio supply
16	XTAL24I	CLOCK	24-MHz crystal or external clock input
17	XTAL24O	CLOCK	24-MHz crystal
18	VDDR	POWER	1.9-V to 5.5-V radio supply
19	P0.0	GPIO	Port 0 Pin 0, lcd, csd
20	P0.1	GPIO	Port 0 Pin 1, lcd, csd
21	P0.2	GPIO	Port 0 Pin 2, lcd, csd
22	P0.3	GPIO	Port 0 Pin 3, lcd, csd
23	VDDD	POWER	1.71-V to 5.5-V digital supply
24	P0.4	GPIO	Port 0 Pin 4, lcd, csd
25	P0.5	GPIO	Port 0 Pin 5, lcd, csd
26	P0.6	GPIO	Port 0 Pin 6, lcd, csd
27	P0.7	GPIO	Port 0 Pin 7, lcd, csd
28	P1.0	GPIO	Port 1 Pin 0, lcd, csd
29	P1.1	GPIO	Port 1 Pin 1, lcd, csd
30	P1.2	GPIO	Port 1 Pin 2, lcd, csd
31	P1.3	GPIO	Port 1 Pin 3, lcd, csd
32	P1.4	GPIO	Port 1 Pin 4, lcd, csd
33	P1.5	GPIO	Port 1 Pin 5, lcd, csd
34	P1.6	GPIO	Port 1 Pin 6, lcd, csd
35	P1.7	GPIO	Port 1 Pin 7, lcd, csd
36	VDDA	POWER	1.71-V to 5.5-V analog supply
37	P2.0	GPIO	Port 2 Pin 0, lcd, csd
38	P2.1	GPIO	Port 2 Pin 1, lcd, csd
39	P2.2	GPIO	Port 2 Pin 2, lcd, csd

Table 2. PSoC 4200_BLE Pin List (WLCSP Package) (continued)

Pin	Name	Type	Description
C2	VSSA	GROUND	Analog ground
C3	P2.2	GPIO	Port 2 Pin 2, analog/digital/lcd/csd
C4	P2.6	GPIO	Port 2 Pin 6, analog/digital/lcd/csd
C5	P3.0	GPIO	Port 3 Pin 0, analog/digital/lcd/csd
C6	P3.1	GPIO	Port 3 Pin 1, analog/digital/lcd/csd
C7	P3.2	GPIO	Port 3 Pin 2, analog/digital/lcd/csd
C8	XRES	RESET	Reset, active LOW
C9	P4.0	GPIO	Port 4 Pin 0, analog/digital/lcd/csd
D1	NC	NC	Do not connect
D2	P1.7	GPIO	Port 1 Pin 7, analog/digital/lcd/csd
D3	VDDA	POWER	1.71-V to 5.5-V analog supply
D4	P2.0	GPIO	Port 2 Pin 0, analog/digital/lcd/csd
D5	P2.1	GPIO	Port 2 Pin 1, analog/digital/lcd/csd
D6	P2.5	GPIO	Port 2 Pin 5, analog/digital/lcd/csd
D7	VSSD	GROUND	Digital ground
D8	P4.1	GPIO	Port 4 Pin 1, analog/digital/lcd/csd
D9	P5.0	GPIO	Port 5 Pin 0, analog/digital/lcd/csd
E1	NC	NC	Do not connect
E2	P1.2	GPIO	Port 1 Pin 2, analog/digital/lcd/csd
E3	P1.3	GPIO	Port 1 Pin 3, analog/digital/lcd/csd
E4	P1.4	GPIO	Port 1 Pin 4, analog/digital/lcd/csd
E5	P1.5	GPIO	Port 1 Pin 5, analog/digital/lcd/csd
E6	P1.6	GPIO	Port 1 Pin 6, analog/digital/lcd/csd
E7	P2.4	GPIO	Port 2 Pin 4, analog/digital/lcd/csd
E8	P5.1	GPIO	Port 5 Pin 1, analog/digital/lcd/csd
E9	VSSD	GROUND	Digital ground
F1	NC	NC	Do not connect
F2	VSSD	GROUND	Digital ground
F3	P0.7	GPIO	Port 0 Pin 7, analog/digital/lcd/csd
F4	P0.3	GPIO	Port 0 Pin 3, analog/digital/lcd/csd
F5	P1.0	GPIO	Port 1 Pin 0, analog/digital/lcd/csd
F6	P1.1	GPIO	Port 1 Pin 1, analog/digital/lcd/csd
F7	VSSR	GROUND	Radio ground
F8	VSSR	GROUND	Radio ground
F9	VDDR	POWER	1.9-V to 5.5-V radio supply
G1	NC	NC	Do not connect
G2	P0.6	GPIO	Port 0 Pin 6, analog/digital/lcd/csd
G3	VDDD	POWER	1.71-V to 5.5-V digital supply
G4	P0.2	GPIO	Port 0 Pin 2, analog/digital/lcd/csd
G5	VSSD	GROUND	Digital ground

Development Support

The PSoC 4200_BLE family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4ble to find out more.

Documentation

A suite of documentation supports the PSoC 4200_BLE family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

Software User Guide: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

Component Datasheets: The flexibility of PSoC allows the creation of new peripherals (Components) long after the device has gone into production. Component datasheets provide all of the information needed to select and use a particular Component, including a functional description, API documentation, example code, and AC/DC specifications.

Application Notes: PSoC application notes discuss a particular application of PSoC in depth; examples include creating standard and custom BLE profiles. Application notes often include example projects in addition to the application note document.

Technical Reference Manual: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at www.cypress.com/psoc4.

Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4200_BLE family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.

Electrical Specifications

Absolute Maximum Ratings

Table 5. Absolute Maximum Ratings^[1]

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID1	V _{DDD_ABS}	Analog, digital, or radio supply relative to V _{SS} (V _{SSD} = V _{SSA})	−0.5	–	6	V	Absolute max
SID2	V _{CCD_ABS}	Direct digital core voltage input relative to V _{SSD}	−0.5	–	1.95	V	Absolute max
SID3	V _{GPIO_ABS}	GPIO voltage	−0.5	–	V _{DD} + 0.5	V	Absolute max
SID4	I _{GPIO_ABS}	Maximum current per GPIO	−25	–	25	mA	Absolute max
SID5	I _{GPIO_injection}	GPIO injection current, Max for V _{IH} > V _{DDD} , and Min for V _{IL} < V _{SS}	−0.5	–	0.5	mA	Absolute max, current injected per pin
BID57	ESD_HBM	Electrostatic discharge human body model	2200	–	–	V	–
BID58	ESD_CDM	Electrostatic discharge charged device model	500	–	–	V	–
BID61	LU	Pin current for latch-up	−200	–	200	mA	–

Device-Level Specifications

All specifications are valid for −40 °C ≤ T_A ≤ 85 °C and T_J ≤ 100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 6. DC Specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID6	V _{DD}	Power supply input voltage (V _{DDA} = V _{DDD} = V _{DD})	1.8	–	5.5	V	With regulator enabled
SID7	V _{DD}	Power supply input voltage unregulated (V _{DDA} = V _{DDD} = V _{DD})	1.71	1.8	1.89	V	Internally unregulated Supply
SID8	V _{DDR}	Radio supply voltage (Radio ON)	1.9	–	5.5	V	–
SID8A	V _{DDR}	Radio supply voltage (Radio OFF)	1.71	–	5.5	V	–
SID9	V _{CCD}	Digital regulator output voltage (for core logic)	–	1.8	–	V	–
SID10	C _{VCCD}	Digital regulator output bypass capacitor	1	1.3	1.6	μF	X5R ceramic or better
Active Mode, V_{DD} = 1.71 V to 5.5 V							–
SID13	I _{DD3}	Execute from flash; CPU at 3 MHz	–	2.1	–	mA	T = 25 °C, V _{DD} = 3.3 V
SID14	I _{DD4}	Execute from flash; CPU at 3 MHz	–	–	–	mA	T = −40 °C to 85 °C
SID15	I _{DD5}	Execute from flash; CPU at 6 MHz	–	2.5	–	mA	T = 25 °C, V _{DD} = 3.3 V
SID16	I _{DD6}	Execute from flash; CPU at 6 MHz	–	–	–	mA	T = −40 °C to 85 °C
SID17	I _{DD7}	Execute from flash; CPU at 12 MHz	–	4	–	mA	T = 25 °C, V _{DD} = 3.3 V
SID18	I _{DD8}	Execute from flash; CPU at 12 MHz	–	–	–	mA	T = −40 °C to 85 °C

Note

- Usage above the absolute maximum conditions listed in Table 5 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.

GPIO
Table 8. GPIO DC Specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID58	V_{IH}	Input voltage HIGH threshold	$0.7 \times V_{DD}$	–	–	V	CMOS input
SID59	V_{IL}	Input voltage LOW threshold	–	–	$0.3 \times V_{DD}$	V	CMOS input
SID60	V_{IH}	LVTTL input, $V_{DD} < 2.7$ V	$0.7 \times V_{DD}$	–	–	V	–
SID61	V_{IL}	LVTTL input, $V_{DD} < 2.7$ V	–	–	$0.3 \times V_{DD}$	V	–
SID62	V_{IH}	LVTTL input, $V_{DD} \geq 2.7$ V	2.0	–	–	V	–
SID63	V_{IL}	LVTTL input, $V_{DD} \geq 2.7$ V	–	–	0.8	V	–
SID64	V_{OH}	Output voltage HIGH level	$V_{DD} - 0.6$	–	–	V	$I_{OH} = 4\text{-mA}$ at 3.3-V V_{DD}
SID65	V_{OH}	Output voltage HIGH level	$V_{DD} - 0.5$	–	–	V	$I_{OH} = 1\text{-mA}$ at 1.8-V V_{DD}
SID66	V_{OL}	Output voltage LOW level	–	–	0.6	V	$I_{OL} = 8\text{-mA}$ at 3.3-V V_{DD}
SID67	V_{OL}	Output voltage LOW level	–	–	0.6	V	$I_{OL} = 4\text{-mA}$ at 1.8-V V_{DD}
SID68	V_{OL}	Output voltage LOW level	–	–	0.4	V	$I_{OL} = 3\text{-mA}$ at 3.3-V V_{DD}
SID69	R_{pullup}	Pull-up resistor	3.5	5.6	8.5	k Ω	–
SID70	$R_{pulldown}$	Pull-down resistor	3.5	5.6	8.5	k Ω	–
SID71	I_{IL}	Input leakage current (absolute value)	–	–	2	nA	25 °C, $V_{DD} = 3.3$ V
SID72	I_{IL_CTBM}	Input leakage on CTBm input pins	–	–	4	nA	–
SID73	C_{IN}	Input capacitance	–	–	7	pF	–
SID74	V_{hysttl}	Input hysteresis LVTTL	25	40	–	mV	$V_{DD} > 2.7$ V
SID75	$V_{hyscmos}$	Input hysteresis CMOS	$0.05 \times V_{DD}$	–	–	mV	–
SID76	I_{diode}	Current through protection diode to V_{DD}/V_{SS}	–	–	100	μ A	–
SID77	I_{TOT_GPIO}	Maximum total source or sink chip current	–	–	200	mA	–

Table 9. GPIO AC Specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID78	T_{RISEF}	Rise time in Fast-Strong mode	2	–	12	ns	3.3-V V_{DD} , $C_{LOAD} = 25\text{-pF}$
SID79	T_{FALLF}	Fall time in Fast-Strong mode	2	–	12	ns	3.3-V V_{DD} , $C_{LOAD} = 25\text{-pF}$
SID80	T_{RISES}	Rise time in Slow-Strong mode	10	–	60	–	3.3-V V_{DD} , $C_{LOAD} = 25\text{-pF}$
SID81	T_{FALLS}	Fall time in Slow-Strong mode	10	–	60	–	3.3-V V_{DD} , $C_{LOAD} = 25\text{-pF}$
SID82	F_{GPIO1}	GPIO Fout; $3.3\text{ V} \leq V_{DD} \leq 5.5\text{ V}$. Fast-Strong mode	–	–	33	MHz	90/10%, 25-pF load, 60/40 duty cycle

Note

2. V_{IH} must not exceed $V_{DD} + 0.2$ V.

Table 9. GPIO AC Specifications (continued)

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID83	F_{GPIOOUT2}	GPIO Fout; $1.7 \text{ V} \leq V_{\text{DD}} \leq 3.3 \text{ V}$. Fast-Strong mode	–	–	16.7	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID84	F_{GPIOOUT3}	GPIO Fout; $3.3 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$. Slow-Strong mode	–	–	7	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID85	F_{GPIOOUT4}	GPIO Fout; $1.7 \text{ V} \leq V_{\text{DD}} \leq 3.3 \text{ V}$. Slow-Strong mode	–	–	3.5	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID86	F_{GPIOIN}	GPIO input operating frequency; $1.71 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	–	–	48	MHz	90/10% V_{IO}

Table 10. OVT GPIO DC Specifications (P5_0 and P5_1 Only)

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID71A	I_{IL}	Input leakage current (absolute value), $V_{\text{IH}} > V_{\text{DD}}$	–	–	10	μA	25 °C, $V_{\text{DD}} = 0 \text{ V}$, $V_{\text{IH}} = 3.0 \text{ V}$
SID66A	V_{OL}	Output voltage LOW level	–	–	0.4	V	$I_{\text{OL}} = 20\text{-mA}$, $V_{\text{DD}} > 2.9\text{-V}$

Table 11. OVT GPIO AC Specifications (P5_0 and P5_1 Only)

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID78A	$T_{\text{RISE_OVFS}}$	Output rise time in Fast-Strong mode	1.5	–	12	ns	25-pF load, 10%–90%, $V_{\text{DD}} = 3.3\text{-V}$
SID79A	$T_{\text{FALL_OVFS}}$	Output fall time in Fast-Strong mode	1.5	–	12	ns	25-pF load, 10%–90%, $V_{\text{DD}} = 3.3\text{-V}$
SID80A	T_{RISSS}	Output rise time in Slow-Strong mode	10	–	60	ns	25-pF load, 10%–90%, $V_{\text{DD}} = 3.3\text{-V}$
SID81A	T_{FALLSS}	Output fall time in Slow-Strong mode	10	–	60	ns	25-pF load, 10%–90%, $V_{\text{DD}} = 3.3\text{-V}$
SID82A	F_{GPIOOUT1}	GPIO FOUT; $3.3 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$ Fast-Strong mode	–	–	24	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID83A	F_{GPIOOUT2}	GPIO FOUT; $1.71 \text{ V} \leq V_{\text{DD}} \leq 3.3 \text{ V}$ Fast-Strong mode	–	–	16	MHz	90/10%, 25-pF load, 60/40 duty cycle

XRES

Table 12. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID87	V_{IH}	Input voltage HIGH threshold	$0.7 \times V_{\text{DDD}}$	–	–	V	CMOS input
SID88	V_{IL}	Input voltage LOW threshold	–	–	$0.3 \times V_{\text{DDD}}$	V	CMOS input
SID89	R_{pullup}	Pull-up resistor	3.5	5.6	8.5	k Ω	–
SID90	C_{IN}	Input capacitance	–	3	–	pF	–
SID91	V_{HYSXRES}	Input voltage hysteresis	–	100	–	mV	–
SID92	I_{DIODE}	Current through protection diode to $V_{\text{DDD}}/V_{\text{SS}}$	–	–	100	μA	–

Table 13. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID93	T _{RESETWIDTH}	Reset pulse width	1	–	–	μs	–

Analog Peripherals

Opamp

Table 14. Opamp Specifications

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
I_{DD} (Opamp Block Current. V_{DD} = 1.8 V. No Load)							
SID94	I _{DD_HI}	Power = high	–	1000	1850	μA	–
SID95	I _{DD_MED}	Power = medium	–	500	950	μA	–
SID96	I _{DD_LOW}	Power = low	–	250	350	μA	–
GBW (Load = 20 pF, 0.1 mA. V_{DDA} = 2.7 V)							
SID97	GBW_HI	Power = high	6	–	–	MHz	–
SID98	GBW_MED	Power = medium	4	–	–	MHz	–
SID99	GBW_LO	Power = low	–	1	–	MHz	–
I_{OUT_MAX} (V_{DDA} ≥ 2.7 V, 500 mV From Rail)							
SID100	I _{OUT_MAX_HI}	Power = high	10	–	–	mA	–
SID101	I _{OUT_MAX_MID}	Power = medium	10	–	–	mA	–
SID102	I _{OUT_MAX_LO}	Power = low	–	5	–	mA	–
I_{OUT} (V_{DDA} = 1.71 V, 500 mV From Rail)							
SID103	I _{OUT_MAX_HI}	Power = high	4	–	–	mA	–
SID104	I _{OUT_MAX_MID}	Power = medium	4	–	–	mA	–
SID105	I _{OUT_MAX_LO}	Power = low	–	2	–	mA	–
SID106	V _{IN}	Charge pump on, V _{DDA} ≥ 2.7 V	–0.05	–	V _{DDA} – 0.2	V	–
SID107	V _{CM}	Charge pump on, V _{DDA} ≥ 2.7 V	–0.05	–	V _{DDA} – 0.2	V	–
V_{OUT} (V_{DDA} ≥ 2.7 V)							
SID108	V _{OUT_1}	Power = high, I _{LOAD} =10 mA	0.5	–	V _{DDA} – 0.5	V	–
SID109	V _{OUT_2}	Power = high, I _{LOAD} =1 mA	0.2	–	V _{DDA} – 0.2	V	–
SID110	V _{OUT_3}	Power = medium, I _{LOAD} =1 mA	0.2	–	V _{DDA} – 0.2	V	–
SID111	V _{OUT_4}	Power = low, I _{LOAD} =0.1 mA	0.2	–	V _{DDA} – 0.2	V	–
SID112	V _{OS_TR}	Offset voltage, trimmed	1	±0.5	1	mV	High mode
SID113	V _{OS_TR}	Offset voltage, trimmed	–	±1	–	mV	Medium mode
SID114	V _{OS_TR}	Offset voltage, trimmed	–	±2	–	mV	Low mode
SID115	V _{OS_DR_TR}	Offset voltage drift, trimmed	–10	±3	10	μV/C	High mode
SID116	V _{OS_DR_TR}	Offset voltage drift, trimmed	–	±10	–	μV/C	Medium mode
SID117	V _{OS_DR_TR}	Offset voltage drift, trimmed	–	±10	–	μV/C	Low mode
SID118	CMRR	DC	70	80	–	dB	V _{DD} = 3.6-V
SID119	PSRR	At 1 kHz, 100-mV ripple	70	85	–	dB	V _{DD} = 3.6-V
Noise							
SID120	V _{N1}	Input referred, 1 Hz–1 GHz, power = high	–	94	–	μVrms	–
SID121	V _{N2}	Input referred, 1-kHz, power = high	–	72	–	nV/rtHz	–

Table 26. PWM AC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID214	T _{PWMFREQ}	Operating frequency	F _{CLK}	–	48	MHz	–
SID215	T _{PWMPWINT}	Pulse width (internal)	2 × T _{CLK}	–	–	ns	–
SID216	T _{PWMEXT}	Pulse width (external)	2 × T _{CLK}	–	–	ns	–
SID217	T _{PWMKILLINT}	Kill pulse width (internal)	2 × T _{CLK}	–	–	ns	–
SID218	T _{PWMKILLEXT}	Kill pulse width (external)	2 × T _{CLK}	–	–	ns	–
SID219	T _{PWMEINT}	Enable pulse width (internal)	2 × T _{CLK}	–	–	ns	–
SID220	T _{PWMENEXT}	Enable pulse width (external)	2 × T _{CLK}	–	–	ns	–
SID221	T _{PWMRESWINT}	Reset pulse width (internal)	2 × T _{CLK}	–	–	ns	–
SID222	T _{PWMRESWEXT}	Reset pulse width (external)	2 × T _{CLK}	–	–	ns	–

°C

Table 27. Fixed I²C DC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID223	I _{I2C1}	Block current consumption at 100 kHz	–	–	50	μA	–
SID224	I _{I2C2}	Block current consumption at 400 kHz	–	–	155	μA	–
SID225	I _{I2C3}	Block current consumption at 1 Mbps	–	–	390	μA	–
SID226	I _{I2C4}	I ² C enabled in Deep Sleep mode	–	–	1.4	μA	–

Table 28. Fixed I²C AC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID227	F _{I2C1}	Bit rate	–	–	1	Mbps	–

LCD Direct Drive

Table 29. LCD Direct Drive DC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID228	I _{LCDLOW}	Operating current in low-power mode	–	17.5	–	μA	16 × 4 small segment display at 50 Hz
SID229	C _{LCDCAP}	LCD capacitance per segment/common driver	–	500	5000	pF	–
SID230	LCD _{OFFSET}	Long-term segment offset	–	20	–	mV	–
SID231	I _{LCDOP1}	LCD system operating current V _{BIAS} = 5 V.	–	2	–	mA	32 × 4 segments. 50 Hz at 25 °C
SID232	I _{LCDOP2}	LCD system operating current. V _{BIAS} = 3.3 V	–	2	–	mA	32 × 4 segments 50 Hz at 25 °C

Table 30. LCD Direct Drive AC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID233	F _{LCD}	LCD frame rate	10	50	150	Hz	–

Table 31. Fixed UART DC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID234	I _{UART1}	Block current consumption at 100 kbps	–	–	55	μA	–
SID235	I _{UART2}	Block current consumption at 1000 kbps	–	–	360	μA	–

Table 47. IMO AC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID296	F _{IMOTOL3}	Frequency variation from 3 to 48 MHz	–	–	±2	%	With API-called calibration
SID297	F _{IMOTOL3}	IMO startup time	–	–	12	µs	–

Internal Low-Speed Oscillator
Table 48. ILO DC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID298	I _{ILO2}	ILO operating current at 32 kHz	–	0.3	1.05	µA	–

Table 49. ILO AC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID299	T _{STARTILO1}	ILO startup time	–	–	2	ms	–
SID300	F _{ILOTRIM1}	32-kHz trimmed frequency	15	32	50	kHz	–

Table 50. External Clock Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID301	ExtClkFreq	External clock input frequency	0	–	48	MHz	CMOS input level only
SID302	ExtClkDuty	Duty cycle; Measured at V _{DD/2}	45	–	55	%	CMOS input level only


Table 51. UDB AC Specifications

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
Data Path performance							
SID303	F _{MAX-TIMER}	Max frequency of 16-bit timer in a UDB pair	–	–	48	MHz	–
SID304	F _{MAX-ADDER}	Max frequency of 16-bit adder in a UDB pair	–	–	48	MHz	–
SID305	F _{MAX_CRC}	Max frequency of 16-bit CRC/PRS in a UDB pair	–	–	48	MHz	–
PLD Performance in UDB							
SID306	F _{MAX_PLD}	Max frequency of 2-pass PLD function in a UDB pair	–	–	48	MHz	–
Clock to Output Performance							
SID307	T _{CLK_OUT_UBD1}	Prop. delay for clock in to data out at 25 °C, Typical	–	15	–	ns	–
SID308	T _{CLK_OUT_UBD2}	Prop. delay for clock in to data out, Worst case	–	25	–	ns	–

PSoC 4 devices follow the part numbering convention described in the following table. All fields are single-character alphanumeric (0, 1, 2, ..., 9, A,B, ..., Z) unless stated otherwise.

Ordering Code Definitions

Example



The Field Values are listed in the following table:

Field	Description	Values	Meaning
CY8C	Cypress Prefix		
4	Architecture	4	PSoC 4
A	Family within architecture	2	4200-BLE Family
B	CPU Speed	4	48 MHz
C	Flash Capacity	8, 7	256, 128 KB respectively
DE	Package Code	FN	WLCSP
		LQ	QFN
		FL	Thin CSP
F	Temperature Range	I	Industrial
BLXYZ	Attributes Code	BL400-BL499	Bluetooth 4.1 compliant
		BL500-BL599	Bluetooth 4.2 compliant

Packaging

Table 56. Package Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Units
T _A	Operating ambient temperature	–	–40	25.00	105	°C
T _J	Operating junction temperature	–	–40	–	125	°C
T _{JA}	Package θ_{JA} (56-pin QFN)	–	–	16.9	–	°C/watt
T _{JC}	Package θ_{JC} (56-pin QFN)	–	–	9.7	–	°C/watt
T _{JA}	Package θ_{JA} (76-ball WLCSP)	–	–	20.1	–	°C/watt
T _{JC}	Package θ_{JC} (76-ball WLCSP)	–	–	0.19	–	°C/watt
T _{JA}	Package θ_{JA} (76-ball Thin WLCSP)	–	–	20.9	–	°C/watt
T _{JC}	Package θ_{JC} (76-ball Thin WLCSP)	–	–	0.17	–	°C/watt
T _{JA}	Package θ_{JA} (68-ball WLCSP)	–	–	16.6	–	°C/watt
T _{JC}	Package θ_{JC} (68-ball WLCSP)	–	–	0.19	–	°C/watt
T _{JA}	Package θ_{JA} (68-ball Thin WLCSP)	–	–	16.6	–	°C/watt
T _{JC}	Package θ_{JC} (68-ball Thin WLCSP)	–	–	0.19	–	°C/watt

Table 57. Solder Reflow Peak Temperature


Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
All packages	260 °C	30 seconds


Table 58. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Package	MSL
56-pin QFN	MSL 3
All WLCSP packages	MSL 1

Table 59. Package Details

Spec ID	Package	Description
001-58740 Rev. *C	56-pin QFN	7.0 mm × 7.0 mm × 0.6 mm
001-96603 Rev. *A	76-ball WLCSP	4.04 mm × 3.87 mm × 0.55 mm
002-10658, Rev. **	76-ball thin WLCSP	4.04 mm × 3.87 mm × 0.4 mm
001-92343 Rev. *A	68-ball WLCSP	3.52 mm × 3.91 mm × 0.55 mm
001-99408 Rev **	68-ball Thin WLCSP	52 mm × 3.91 mm × 0.4 mm

Figure 8. 56-Pin QFN 7 × 7 × 0.6 mm

NOTES:

1.  HATCH AREA IS SOLDERABLE EXPOSED PAD
2. BASED ON REF JEDEC # MO-248
3. ALL DIMENSIONS ARE IN MILLIMETERS

001-58740 °C

The center pad on the QFN package should be connected to ground (VSS) for best mechanical, thermal, and electrical performance.


WLCSP Compatibility

The PSoC 4XXX_BLE family has products with 128 KB (16KB SRAM) and 256 KB (32KB SRAM) Flash. Package pin-outs and sizes are identical for the 56-pin QFN package but are different in one dimension for the 68-ball WLCSP.

The 256KB Flash product has an extra column of balls which are required for mechanical integrity purposes in the Chip-Scale package. With consideration for this difference, the land pattern on the PCB may be designed such that either product may be used with no change to the PCB design.


Figure 9 shows the 128KB and 256 KB Flash CSP packages.

Figure 9. 128KB and 256 KB Flash CSP Packages



The rightmost column of (all NC, No Connect) balls in the 256K BLE WLCSP is for mechanical integrity purposes. The package is thus wider (3.2 mm versus 2.8 mm). All other dimensions are identical. Cypress will provide layout symbols for PCB layout.

The scheme in Figure 9 is implemented to design the PCB for the 256K BLE package with the appropriate space requirements thus allowing use of either package at a later time without redesigning the Printed Circuit Board.

Figure 12. 76-Ball WLCSP Package Outline


SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	-	-	0.55
A1	0.18	0.21	0.24
D	3.87 BSC		
E	4.04 BSC		
D1	3.20 BSC		
E1	3.20 BSC		
MD	9		
ME	9		
N	76		
Ø b	0.23	0.26	0.29
eD	0.40 BSC		
eE	0.40 BSC		
SD	0.381 BSC		
SE	0.321 BSC		

NOTES:

- ALL DIMENSIONS ARE IN MILLIMETERS.
- SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0.
WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS.
- JEDEC SPECIFICATION NO. REF : N/A

001-96603 *B

Acronyms

Table 60. Acronyms Used in this Document

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
AHB	AMBA (advanced microcontroller bus architecture) high-performance bus, an Arm data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
Arm®	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge

Table 60. Acronyms Used in this Document *(continued)*

Acronym	Description
ETM	embedded trace macrocell
FIR	finite impulse response, see also IIR
FPB	flash patch and breakpoint
FS	full-speed
GPIO	general-purpose input/output, applies to a PSoC pin
HVI	high-voltage interrupt, see also LVI, LVD
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
I ² C, or IIC	Inter-Integrated Circuit, a communications protocol
IIR	infinite impulse response, see also FIR
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
I/O	input/output, see also GPIO, DIO, SIO, USBIO
IPOR	initial power-on reset
IPSR	interrupt program status register
IRQ	interrupt request
ITM	instrumentation trace macrocell
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol.
LR	link register
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVI	low-voltage interrupt, see also HVI
LVTTTL	low-voltage transistor-transistor logic
MAC	multiply-accumulate
MCU	microcontroller unit
MISO	master-in slave-out
NC	no connect
NMI	nonmaskable interrupt
NRZ	non-return-to-zero
NVIC	nested vectored interrupt controller
NVL	nonvolatile latch, see also WOL
opamp	operational amplifier
PAL	programmable array logic, see also PLD

Document Conventions

Units of Measure

Table 61. Units of Measure

Symbol	Unit of Measure
°C	degrees Celsius
dB	decibel
fF	femto farad
Hz	hertz
KB	1024 bytes
kbps	kilobits per second
Khr	kilohour
kHz	kilohertz
kΩ	kilo ohm
ksps	kilosamples per second
LSB	least significant bit
Mbps	megabits per second
MHz	megahertz
MΩ	mega-ohm
Msps	megasamples per second
μA	microampere
μF	microfarad
μH	microhenry
μs	microsecond
μV	microvolt
μW	microwatt
mA	milliampere
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
nV	nanovolt
Ω	ohm
pF	picofarad
ppm	parts per million
ps	picosecond
s	second
sps	samples per second
sqrtHz	square root of hertz
V	volt