

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XF


Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Bluetooth, Brown-out Detect/Reset, Cap Sense, LVD, POR, PWM, SmartCard, SmartSense, WDT
Number of I/O	36
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K × 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	56-UFQFN Exposed Pad
Supplier Device Package	56-QFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4247lqi-bl453

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong







The PSoC 4200\_BL devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The Arm SWD interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debugging.

The PSoC Creator IDE provides fully integrated programming and debugging support for the PSoC 4200\_BL devices. The SWD interface is fully compatible with industry-standard third-party tools. With the ability to disable debug features, very robust flash protection, and allowing customer-proprietary functionality to be implemented in on-chip programmable blocks, the PSoC 4200\_BL family provides a level of security not possible with multi-chip application solutions or with microcontrollers. Debug circuits are enabled by default and can only be disabled in firmware. If not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with the new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. Because all programming, debug, and test interfaces are disabled when maximum device security is enabled, PSoC 4200\_BL with device security enabled may not be returned for failure analysis. This is a trade-off the PSoC 4200 BL allows the customer to make.



#### CPU and Memory Subsystem

#### CPU

The Cortex-M0 CPU in PSoC 4200\_BL is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. It mostly uses 16-bit instructions and executes a subset of the Thumb-2 instruction set. This enables fully compatible binary upward migration of the code to higher-performance processors such as Cortex-M3 and M4. The Cypress implementation includes a hardware multiplier that provides a 32-bit result in one cycle. It includes a nested vectored interrupt controller (NVIC) block with 32 interrupt inputs and a wakeup interrupt controller (WIC). The WIC can wake the processor up from the Deep Sleep mode, allowing power to the main processor to be switched off when the chip is in the Deep Sleep mode. The Cortex-M0 CPU provides a nonmaskable interrupt (NMI) input, which is made available to the user when it is not in use for system functions requested by the user.

The CPU also includes an SWD interface, which is a 2-wire form of JTAG; the debug configuration used for PSoC 4200\_BL has four break-point (address) comparators and two watchpoint (data) comparators.

#### Flash

The PSoC 4200\_BL device has a flash module with 256 KB of flash memory, tightly coupled to the CPU to improve average access times from the flash block. The flash block is designed to deliver 2 wait-state (WS) access time at 48 MHz and with 1-WS access time at 24 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average. Part of the flash module can be used to emulate EEPROM operation if required. Maximum erase and program time is 20 ms per row (256 bytes). This also applies to the emulated EEPROM.

#### SRAM

SRAM memory is retained during Hibernate.

#### SROM

The 8-KB supervisory ROM contains a library of executable functions for flash programming. These functions are accessed through supervisory calls (SVC) and enable in-system programming of the flash memory.

#### DMA

A DMA engine, with eight channels, is provided that can do 32-bit transfers and has chainable ping-pong descriptors.

## System Resources

#### Power System

The power system is described in detail in the section Power on page 16. It provides an assurance that the voltage levels are as required for the respective modes, and can either delay the mode entry (on power-on reset (POR), for example) until voltage levels are as required or generate resets (brownout detect (BOD)) or interrupts when the power supply reaches a particular programmable level between 1.8 and 4.5 V (low voltage detect (LVD)).

PSoC 4200\_BL operates with a single external supply (1.71 to 5.5 V without radio, and 1.9 V to 5.5 V with radio). The device has five different power modes; transitions between these modes are managed by the power system. PSoC 4200\_BL provides Sleep, Deep Sleep, Hibernate, and Stop low-power modes. Refer to the *Technical Reference Manual* for more details.

#### Clock System

The PSoC 4200\_BL clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that no metastable conditions occur.

The clock system for PSoC 4200\_BL consists of the internal main oscillator (IMO), the internal low-speed oscillator (ILO), the 24-MHz external crystal oscillator (ECO) and the 32-kHz watch crystal oscillator (WCO). In addition, an external clock may be supplied from a pin.

#### IMO Clock Source

The IMO is the primary source of internal clocking in PSoC 4200\_BL. It is trimmed during testing to achieve the specified accuracy. Trim values are stored in nonvolatile latches (NVL). Additional trim settings from flash can be used to compensate for changes. The IMO default frequency is 24 MHz and it can be adjusted between 3 to 48 MHz in steps of 1 MHz. The IMO tolerance with Cypress-provided calibration settings is  $\pm 2\%$ .

#### ILO Clock Source

The ILO is a very low-power oscillator, which is primarily used to generate clocks for the peripheral operation in the Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

#### External Crystal Oscillator (ECO)

The ECO is used as the active clock for the BLE subsystem to meet the  $\pm 50$ -ppm clock accuracy of the Bluetooth 4.2 Specification. PSoC 4200\_BL includes a tunable load capacitor to tune the crystal clock frequency by measuring the actual clock frequency. The high-accuracy ECO clock can also be used as a system clock.

#### Watch Crystal Oscillator (WCO)

The WCO is used as the sleep clock for the BLE subsystem to meet the  $\pm$ 500-ppm clock accuracy for the Bluetooth 4.2 Specification. The sleep clock provides an accurate sleep timing and enables wakeup at the specified advertisement and connection intervals. The WCO output can be used to realize the real-time clock (RTC) function in firmware.

#### Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO or from the WCO; this allows the watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the timeout occurs. The watchdog reset is recorded in the Reset Cause register. With the WCO and firmware, an accurate real-time clock (within the bounds of the 32-kHz crystal accuracy) can be realized.



## Analog Blocks

#### 12-bit SAR ADC


The 12-bit, 1-Msps SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion.

The block functionality is augmented for the user by adding a reference buffer to it (trimmable to ±1%) and by providing the choice of three internal voltage references,  $V_{DD}$ ,  $V_{DD}/2$ , and  $V_{REF}$  (nominally 1.024 V), as well as an external reference through a GPIO pin. The Sample-and-Hold (S/H) aperture is programmable; it allows the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. System performance will be 65 dB for true 12-bit precision provided appropriate references are used and system noise levels permit it. To improve the performance in noisy conditions, it is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer. The sequencer cycles through the selected channels autonomously (sequencer scan) and does so with zero switching overhead (that is, the aggregate sampling bandwidth is equal to 1 Msps whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware-driven switching. A feature provided by the sequencer is the buffering of each channel to reduce CPU interrupt-service requirements. To accommodate signals with varying source impedances and frequencies, it is possible to have different sample times programmable for each channel. Also, the signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range values without having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.

The SAR is able to digitize the output of the on-chip temperature sensor for calibration and other temperature-dependent functions. The SAR is not available in Deep Sleep and Hibernate modes as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 to 5.5 V.





Opamps (CTBm Block)

PSoC 42X8\_BLE has four opamps with Comparator modes, which allow most common analog functions to be performed on-chip, eliminating external components. PGAs, voltage buffers, filters, transimpedance amplifiers, and other functions can be realized with external passives saving power, cost, and space. The on-chip opamps are designed with enough bandwidth to drive the sample-and-hold circuit of the ADC without requiring external buffering.

#### Temperature Sensor

PSoC 4200\_BL has an on-chip temperature sensor. This consists of a diode, which is biased by a current source that can be disabled to save power. The temperature sensor is connected

to the ADC, which digitizes the reading and produces a temperature value by using a Cypress-supplied software that includes calibration and linearization.

#### Low-Power Comparators

PSoC 4200\_BL has a pair of low-power comparators, which can also operate in Deep Sleep and Hibernate modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode (Hibernate) where the system wake-up circuit is activated by a comparator-switch event.




## **Programmable Digital**

#### Universal Digital Blocks (UDBs) and Port Interfaces

The PSoC 4XX8 BLE 4.2 has four UDBs; the UDB array also provides a switched Digital System Interconnect (DSI) fabric that allows signals from peripherals and ports to be routed to and through the UDBs for communication and control.


#### Figure 5. UDB Array



UDBs can be clocked from a clock-divider block, from a port interface (required for peripherals such as SPI), and from the DSI network directly or after synchronization.

A port interface is defined, which acts as a register that can be clocked with the same source as the PLDs inside the UDB array. This allows a faster operation because the inputs and outputs can be registered at the port interface close to the I/O pins and at the edge of the array. The port interface registers can be clocked by one of the I/Os from the same port. This allows interfaces such as SPI to operate at higher clock speeds by eliminating the delay for the port input to be routed over DSI and used to register other inputs (see Figure 6).

Figure 6. Port Interface



UDBs can generate interrupts (one UDB at a time) to the interrupt controller. UDBs retain the ability to connect to any pin on the chip through the DSI.



## **Fixed-Function Digital**

#### *Timer/Counter/PWM Block*

The timer/counter/PWM block consists of four 16-bit counters with user-programmable period length. There is a Capture register to record the count value at the time of an event (which may be an I/O event), a period register which is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals which are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow the use as deadband programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor-drive systems when an overcurrent state is indicated and the PWMs driving the FETs need to be shut off immediately with no time for software intervention.

#### Serial Communication Blocks (SCB)

PSoC 4200\_BL has two SCBs, each of which can implement an  $I^2C$ , UART, or SPI interface.

**I<sup>2</sup>C Mode**: The hardware I<sup>2</sup>C block implements a full multi-master and slave interface (it is capable of multimaster arbitration). This block is capable of operating at speeds of up to 1 Mbps (Fast Mode Plus) and has flexible buffering options to reduce the interrupt overhead and latency for the CPU. It also supports EzI<sup>2</sup>C that creates a mailbox address range in the memory of PSoC 4200\_BL and effectively reduces the I<sup>2</sup>C communication to reading from and writing to an array in the memory. In addition, the block supports an 8-deep FIFO for receive and transmit, which, by increasing the time given for the CPU to read the data, greatly reduces the need for clock stretching caused by the CPU not having read the data on time. The FIFO mode is available in all channels and is very useful in the absence of DMA.

The I<sup>2</sup>C peripheral is compatible with I<sup>2</sup>C Standard-mode, Fast-mode, and Fast-Mode Plus devices as defined in the NXP I<sup>2</sup>C-bus specification and user manual (UM10204). The I<sup>2</sup>C bus I/O is implemented with GPIO in open-drain modes.

SCB1 is fully compliant with Standard mode (100 kHz), Fast mode (400 kHz), and Fast-Mode Plus (1 MHz) I<sup>2</sup>C signaling specifications when routed to GPIO pins P5[0] and P5[1], except for hot-swap capability during I<sup>2</sup>C active communication. The remaining GPIOs do not meet the hot-swap specification (V<sub>DD</sub> off; draw < 10- $\mu$ A current) for Fast mode and Fast-Mode Plus, I<sub>OL</sub> Spec (20 mA) for Fast-Mode Plus, hysteresis spec (0.05 V<sub>DD</sub>) for Fast mode and Fast-Mode Plus, and minimum fall time spec for Fast mode and Fast-Mode Plus.

- GPIO cells, including P5.0 and P5.1, cannot be hot-swapped or powered up independent of the rest of the I<sup>2</sup>C system.
- The GPIO pins P5.0 and P5.1 are over-voltage tolerant but cannot be hot-swapped or powered up independent of the rest of the I<sup>2</sup>C system
- Fast-Mode Plus has an I<sub>OL</sub> specification of 20 mA at a V<sub>OL</sub> of 0.4 V. The GPIO cells can sink a maximum of 8 mA I<sub>OL</sub> with a V<sub>OL</sub> maximum of 0.6 V.

Fast-mode and Fast-Mode Plus specify minimum Fall times, which are not met with the GPIO cell; the Slow-Strong mode can help meet this spec depending on the bus load.

**UART Mode**: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows the addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated. Note that hardware handshaking is not supported. This is not commonly used and can be implemented with a UDB-based UART in the system, if required.

**SPI Mode**: The SPI mode supports full Motorola SPI, TI Secure Simple Pairing (SSP) (essentially adds a start pulse that is used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO for transmit and receive.

## GPIO

PSoC 4200\_BL has 36 GPIOs. The GPIO block implements the following:

- Eight drive strength modes:
  - □ Analog input mode (input and output buffers disabled)
  - Input only
  - Weak pull-up with strong pull-down
  - □ Strong pull-up with weak pull-down
  - Open drain with strong pull-down
  - Open drain with strong pull-up
  - Strong pull-up with strong pull-down
  - Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL)
- Pins 0 and 1 of Port 5 are overvoltage-tolerant pins
- Individual control of input and output buffer enabling/disabling in addition to drive-strength modes
- Hold mode for latching previous state (used for retaining the I/O state in Deep Sleep and Hibernate modes)
- Selectable slew rates for dV/dt-related noise control to improve EMI

The pins are organized in logical entities called ports, which are 8-bit in width. During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix (HSIOM) is used to multiplex between various signals that may connect to an I/O pin. Pin locations for fixed-function peripherals are also fixed to reduce internal multiplexing complexity (these signals do not go through the DSI network). DSI signals are not affected by this and any pin may be routed to any UDB through the DSI network.

Data output and pin-state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (5 for PSoC 4200\_BL).



# **Pinouts**

Table 1 shows the pin list for the PSoC 4200\_BL device. Port 3 consists of the high-speed analog inputs for the SAR mux. All pins support CSD CapSense and analog mux bus connections.

## Table 1. PSoC 4200\_BL Pin List (QFN Package)

Pin	Name	Туре	Description			
1	VDDD	POWER	1.71-V to 5.5-V digital supply			
2	XTAL320/P6.0	CLOCK	32.768-kHz crystal			
3	XTAL32I/P6.1	CLOCK	32.768-kHz crystal or external clock input			
4	XRES	RESET	Reset, active LOW			
5	P4.0	GPIO	Port 4 Pin 0, lcd, csd			
6	P4.1	GPIO	Port 4 Pin 1, lcd, csd			
7	P5.0	GPIO	Port 5 Pin 0, lcd, csd			
8	P5.1	GPIO	Port 5 Pin 1, lcd, csd			
9	VSSD	GROUND	Digital ground			
10	VDDR	POWER	1.9-V to 5.5-V radio supply			
11	GANT1	GROUND	Antenna shielding ground			
12	ANT	ANTENNA	Antenna pin			
13	GANT2	GROUND	Antenna shielding ground			
14	VDDR	POWER	1.9-V to 5.5-V radio supply			
15	VDDR	POWER	1.9-V to 5.5-V radio supply			
16	XTAL24I	CLOCK	24-MHz crystal or external clock input			
17	XTAL24O	CLOCK	24-MHz crystal			
18	VDDR	POWER	1.9-V to 5.5-V radio supply			
19	P0.0	GPIO	Port 0 Pin 0, lcd, csd			
20	P0.1	GPIO	Port 0 Pin 1, lcd, csd			
21	P0.2	GPIO	Port 0 Pin 2, lcd, csd			
22	P0.3	GPIO	Port 0 Pin 3, lcd, csd			
23	VDDD	POWER	1.71-V to 5.5-V digital supply			
24	P0.4	GPIO	Port 0 Pin 4, lcd, csd			
25	P0.5	GPIO	Port 0 Pin 5, lcd, csd			
26	P0.6	GPIO	Port 0 Pin 6, lcd, csd			
27	P0.7	GPIO	Port 0 Pin 7, lcd, csd			
28	P1.0	GPIO	Port 1 Pin 0, lcd, csd			
29	P1.1	GPIO	Port 1 Pin 1, lcd, csd			
30	P1.2	GPIO	Port 1 Pin 2, lcd, csd			
31	P1.3	GPIO	Port 1 Pin 3, Icd, csd			
32	P1.4	GPIO	Port 1 Pin 4, lcd, csd			
33	P1.5	GPIO	Port 1 Pin 5, lcd, csd			
34	P1.6	GPIO	Port 1 Pin 6, Icd, csd			
35	P1.7	GPIO	Port 1 Pin 7, lcd, csd			
36	VDDA	POWER	1.71-V to 5.5-V analog supply			
37	P2.0	GPIO	Port 2 Pin 0, lcd, csd			
38	P2.1	GPIO	Port 2 Pin 1, lcd, csd			
39	P2.2	GPIO	Port 2 Pin 2, lcd, csd			



Pin	Name	Туре	Description
40	P2.3	GPIO	Port 2 Pin 3, Icd, csd
41	P2.4	GPIO	Port 2 Pin 4, lcd, csd
42	P2.5	GPIO	Port 2 Pin 5, lcd, csd
43	P2.6	GPIO	Port 2 Pin 6, lcd, csd
44	P2.7	GPIO	Port 2 Pin 7, lcd, csd
45	VREF	REF	1.024-V reference
46	VDDA	POWER	1.71-V to 5.5-V analog supply
47	P3.0	GPIO	Port 3 Pin 0, lcd, csd
48	P3.1	GPIO	Port 3 Pin 1, lcd, csd
49	P3.2	GPIO	Port 3 Pin 2, lcd, csd
50	P3.3	GPIO	Port 3 Pin 3, lcd, csd
51	P3.4	GPIO	Port 3 Pin 4, lcd, csd
52	P3.5	GPIO	Port 3 Pin 5, lcd, csd
53	P3.6	GPIO	Port 3 Pin 6, lcd, csd
54	P3.7	GPIO	Port 3 Pin 7, lcd, csd
55	VSSA	GROUND	Analog ground
56	VCCD	POWER	Regulated 1.8-V supply, connect to 1.3-µF capacitor.
57	EPAD	GROUND	Ground paddle for the QFN package

## Table 1. PSoC 4200\_BL Pin List (QFN Package) (continued)

## Table 2. PSoC 4200\_BL Pin List (WLCSP Package)

Pin	Name	Туре	Description			
A1	NC	NC	Do not connect			
A2	VREF	REF	1.024-V reference			
A3	VSSA	GROUND	Analog ground			
A4	P3.3	GPIO	Port 3 Pin 3, analog/digital/lcd/csd			
A5	P3.7	GPIO	Port 3 Pin 7, analog/digital/lcd/csd			
A6	VSSD	GROUND	Digital ground			
A7	VSSA	GROUND	Analog ground			
A8	VCCD	POWER	Regulated 1.8-V supply, connect to 1-µF capacitor			
A9	VDDD	POWER	1.71-V to 5.5-V digital supply			
B1	NB	NO BALL	No Ball			
B2	P2.3	GPIO	Port 2 Pin 3, analog/digital/lcd/csd			
B3	VSSA	GROUND	Analog ground			
B4	P2.7	GPIO	Port 2 Pin 7, analog/digital/lcd/csd			
B5	P3.4	GPIO	Port 3 Pin 4, analog/digital/lcd/csd			
B6	P3.5	GPIO	Port 3 Pin 5, analog/digital/lcd/csd			
B7	P3.6	GPIO	Port 3 Pin 6, analog/digital/lcd/csd			
B8	XTAL32I/P6.1	CLOCK	32.768-kHz crystal or external clock input			
B9	XTAL320/P6.0	CLOCK	32.768-kHz crystal			
C1	NC	NC	Do not connect			



Pin	Name	Туре	Description			
G6	VSSR	GROUND	Radio ground			
G7	VSSR	GROUND	Radio ground			
G8	GANT	GROUND	Antenna shielding ground			
G9	VSSR	GROUND	Radio ground			
H1	NC	NC	Do not connect			
H2	P0.5	GPIO	Port 0 Pin 5, analog/digital/lcd/csd			
H3	P0.1	GPIO	Port 0 Pin 1, analog/digital/lcd/csd			
H4	XTAL24O	CLOCK	24-MHz crystal			
H5	XTAL24I	CLOCK	24-MHz crystal or external clock input			
H6	VSSR	GROUND	Radio ground			
H7	VSSR	GROUND	Radio ground			
H8	ANT	ANTENNA	Antenna pin			
J1	NC	NC	Do not connect			
J2	P0.4	GPIO	Port 0 Pin 4, analog/digital/lcd/csd			
J3	P0.0	GPIO	Port 0 Pin 0, analog/digital/lcd/csd			
J4	VDDR	POWER	1.9-V to 5.5-V radio supply			
J7	VDDR	POWER	1.9-V to 5.5-V radio supply			
J8	NO CONNECT	_	-			

## Table 2. PSoC 4200\_BL Pin List (WLCSP Package) (continued)

High-speed I/O matrix (HSIOM) is a group of high-speed switches that routes GPIOs to the resources inside the device. These resources include CapSense, TCPWMs, I<sup>2</sup>C, SPI, UART, and LCD. HSIOM\_PORT\_SELx are 32-bit-wide registers that control the routing of GPIOs. Each register controls one port; four dedicated bits are assigned to each GPIO in the port. This provides up to 16 different options for GPIO routing as shown in Table 3.

#### Table 3. HSIOM Port Settings


Value	Description
0	Firmware-controlled GPIO
1	Output is firmware-controlled, but Output Enable (OE) is controlled from DSI.
2	Both output and OE are controlled from DSI.
3	Output is controlled from DSI, but OE is firmware-controlled.
4	Pin is a CSD sense pin
5	Pin is a CSD shield pin
6	Pin is connected to AMUXA
7	Pin is connected to AMUXB
8	Pin-specific Active function #0
9	Pin-specific Active function #1
10	Pin-specific Active function #2

 Table 3. HSIOM Port Settings (continued)

Value	Description						
11	Reserved						
12	Pin is an LCD common pin						
13	Pin is an LCD segment pin						
14	Pin-specific Deep-Sleep function #0						
15	Pin-specific Deep-Sleep function #1						



The possible pin connections are shown for all analog and digital peripherals (except the radio, LCD, and CSD blocks, which were shown in Table 1). A typical system application connection diagram is shown in Figure 7.





## Power

The PSoC 4200\_BL device can be supplied from batteries with a voltage range of 1.9 V to 5.5 V by directly connecting to the digital supply (VDDD), analog supply (VDDA), and radio supply (VDDR) pins. Internal LDOs in the device regulate the supply voltage to the required levels for different blocks. The device has one regulator for the digital circuitry and separate regulators for radio circuitry for noise isolation. Analog circuits run directly from the analog supply (VDDA) input. The device uses separate regulators for Deep Sleep and Hibernate (lowered power supply and retention) modes to minimize the power consumption. The radio stops working below 1.9 V, but the device continues to function down to 1.71 V without RF.

Bypass capacitors must be used from VDDx (x = A, D, or R) to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- $\mu$ F range in parallel with a smaller capacitor (for example, 0.1  $\mu$ F). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

Power Supply	Bypass Capacitors
VDDD	The internal bandgap may be bypassed with a 1-μF to 10-μF.
VDDA	0.1-μF ceramic at each pin plus bulk capacitor 1-μF to 10-μF.
VDDR	0.1-μF ceramic at each pin plus bulk capacitor 1-μF to 10-μF.
VCCD	1.3-µF ceramic capacitor at the VCCD pin.
VREF (optional)	The internal bandgap may be bypassed with a 1-μF to 10-μF capacitor.



## Table 6. DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID41	I <sub>DD31</sub>	GPIO and reset active	-	_	_	nA	T = 25 °C
SID42	I <sub>DD32</sub>	GPIO and reset active	-	-	-	nA	T = -40 °C to 85 °C
Stop Mode,	V <sub>DD</sub> = 1.8 to 3	3.6 V					
SID43	I <sub>DD33</sub>	Stop mode current (V <sub>DD</sub> )	-	20	-	nA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID44	I <sub>DD34</sub>	Stop mode current (V <sub>DDR</sub> )	-	40		nA	T = 25 °C, V <sub>DDR</sub> = 3.3 V
SID45	I <sub>DD35</sub>	Stop mode current (V <sub>DD</sub> )	-	-	-	nA	T = -40 °C to 85 °C
SID46	I <sub>DD36</sub>	Stop mode current (V <sub>DDR</sub> )	-	_	_	nA	T = -40 °C to 85 °C, V <sub>DDR</sub> = 1.9 V to 3.6 V
Stop Mode,	V <sub>DD</sub> = 3.6 to \$	5.5 V					
SID47	I <sub>DD37</sub>	Stop mode current (V <sub>DD</sub> )	-	_	_	nA	T = 25 °C, V <sub>DD</sub> = 5 V
SID48	I <sub>DD38</sub>	Stop mode current (V <sub>DDR</sub> )	-	-	-	nA	T = 25 °C, V <sub>DDR</sub> = 5 V
SID49	I <sub>DD39</sub>	Stop mode current (V <sub>DD</sub> )	-	_	_	nA	T = -40 °C to 85 °C
SID50	I <sub>DD40</sub>	Stop mode current (V <sub>DDR</sub> )	-	_	_	nA	T = -40 °C to 85 °C
Stop Mode,	V <sub>DD</sub> = 1.71 to	1.89 V (Regulator Bypassed)		•	-		
SID51	I <sub>DD41</sub>	Stop mode current (V <sub>DD</sub> )	-	_	_	nA	T = 25 °C
SID52	I <sub>DD42</sub>	Stop mode current (V <sub>DD</sub> )	_	_	_	nA	T = -40 °C to 85 °C

## Table 7. AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID53	F <sub>CPU</sub>	CPU frequency	DC	-	48	MHz	$1.71~V \leq V_{DD} \leq 5.5~V$
SID54	T <sub>SLEEP</sub>	Wakeup from Sleep mode	_	0	_	μs	Guaranteed by characterization
SID55	T <sub>DEEPSLEEP</sub>	Wakeup from Deep Sleep mode	_	_	25	μs	24-MHz IMO. Guaranteed by characterization.
SID56	T <sub>HIBERNATE</sub>	Wakeup from Hibernate mode	_	_	0.7	ms	Guaranteed by characterization
SID57	T <sub>STOP</sub>	Wakeup from Stop mode	_	_	2.2	ms	Guaranteed by characterization



## GPIO

## Table 8. GPIO DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID58	V <sub>IH</sub>	Input voltage HIGH threshold	0.7 × V <sub>DD</sub>	-	-	V	CMOS input
SID59	V <sub>IL</sub>	Input voltage LOW threshold	-	-	0.3 × V <sub>DD</sub>	V	CMOS input
SID60	V <sub>IH</sub>	LVTTL input, V <sub>DD</sub> < 2.7 V	0.7 × V <sub>DD</sub>	Ι	-	V	-
SID61	V <sub>IL</sub>	LVTTL input, V <sub>DD</sub> < 2.7 V	-	-	0.3× V <sub>DD</sub>	V	-
SID62	V <sub>IH</sub>	LVTTL input, V <sub>DD</sub> >= 2.7 V	2.0	Ι	-	V	-
SID63	V <sub>IL</sub>	LVTTL input, V <sub>DD</sub> >= 2.7 V	-	-	0.8	V	-
SID64	V <sub>OH</sub>	Output voltage HIGH level	V <sub>DD</sub> –0.6	-	-	V	loh = 4-mA at 3.3-V V <sub>DD</sub>
SID65	V <sub>OH</sub>	Output voltage HIGH level	V <sub>DD</sub> –0.5	-	-	V	loh = 1-mA at 1.8-V V <sub>DD</sub>
SID66	V <sub>OL</sub>	Output voltage LOW level	-	_	0.6	V	lol = 8-mA at 3.3-V V <sub>DD</sub>
SID67	V <sub>OL</sub>	Output voltage LOW level	-	_	0.6	V	lol = 4-mA at 1.8-V V <sub>DD</sub>
SID68	V <sub>OL</sub>	Output voltage LOW level	-	_	0.4	V	lol = 3-mA at 3.3-V V <sub>DD</sub>
SID69	Rpullup	Pull-up resistor	3.5	5.6	8.5	kΩ	-
SID70	Rpulldown	Pull-down resistor	3.5	5.6	8.5	kΩ	-
SID71	IIL	Input leakage current (absolute value)	-	-	2	nA	25 °C, V <sub>DD</sub> = 3.3 V
SID72	I <sub>IL_CTBM</sub>	Input leakage on CTBm input pins	-	-	4	nA	-
SID73	C <sub>IN</sub>	Input capacitance	_	-	7	pF	-
SID74	Vhysttl	Input hysteresis LVTTL	25	40		mV	V <sub>DD</sub> > 2.7 V
SID75	Vhyscmos	Input hysteresis CMOS	0.05 × V <sub>DD</sub>	_	-	mV	-
SID76	Idiode	Current through protection diode to $V_{DD}/V_{SS}$	-	-	100	μA	-
SID77	I <sub>TOT_GPIO</sub>	Maximum total source or sink chip current	-	_	200	mA	-

## Table 9. GPIO AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID78	T <sub>RISEF</sub>	Rise time in Fast-Strong mode	2	-	12	ns	3.3-V V <sub>DDD</sub> , C <sub>LOAD</sub> = 25-pF
SID79	T <sub>FALLF</sub>	Fall time in Fast-Strong mode	2	-	12	ns	3.3-V V <sub>DDD</sub> , C <sub>LOAD</sub> = 25-pF
SID80	T <sub>RISES</sub>	Rise time in Slow-Strong mode	10	-	60	-	3.3-V V <sub>DDD</sub> , C <sub>LOAD</sub> = 25-pF
SID81	T <sub>FALLS</sub>	Fall time in Slow-Strong mode	10	-	60	-	3.3-V V <sub>DDD</sub> , C <sub>LOAD</sub> = 25-pF
SID82	F <sub>GPIOUT1</sub>	GPIO Fout; 3.3 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V. Fast-Strong mode	_	_	33	MHz	90/10%, 25-pF load, 60/40 duty cycle

Note

2.  $V_{IH}$  must not exceed  $V_{DDD}$  + 0.2 V.



## Table 9. GPIO AC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID83	F <sub>GPIOUT2</sub>	GPIO Fout; 1.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.3 V. Fast-Strong mode	-	-	16.7		90/10%, 25-pF load, 60/40 duty cycle
SID84	F <sub>GPIOUT3</sub>	GPIO Fout; 3.3 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V. Slow-Strong mode	-	-	7		90/10%, 25-pF load, 60/40 duty cycle
SID85	F <sub>GPIOUT4</sub>	GPIO Fout; 1.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.3 V. Slow-Strong mode	-	-	3.5		90/10%, 25-pF load, 60/40 duty cycle
SID86	F <sub>GPIOIN</sub>	GPIO input operating frequency; 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V	-	-	48	MHz	90/10% V <sub>IO</sub>

#### Table 10. OVT GPIO DC Specifications (P5\_0 and P5\_1 Only)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID71A		Input leakage current (absolute value), $V_{IH} > V_{DD}$	_	-	10		25 °C, V <sub>DD</sub> = 0 V, V <sub>IH</sub> = 3.0 V
SID66A	V <sub>OL</sub>	Output voltage LOW level	_	-	0.4	V	I <sub>OL</sub> = 20-mA, V <sub>DD</sub> > 2.9-V

## Table 11. OVT GPIO AC Specifications (P5\_0 and P5\_1 Only)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID78A	T <sub>RISE_OVFS</sub>	Output rise time in Fast-Strong mode	1.5	_	12	ns	25-pF load, 10%–90%, V <sub>DD</sub> =3.3-V
SID79A	T <sub>FALL_OVFS</sub>	Output fall time in Fast-Strong mode	1.5	_	12	ns	25-pF load, 10%–90%, V <sub>DD</sub> =3.3-V
SID80A	T <sub>RISSS</sub>	Output rise time in Slow-Strong mode	10	_	60	ns	25-pF load, 10%–90%, V <sub>DD</sub> =3.3-V
SID81A	T <sub>FALLSS</sub>	Output fall time in Slow-Strong mode	10	_	60	ns	25-pF load, 10%–90%, V <sub>DD</sub> =3.3-V
SID82A	F <sub>GPIOUT1</sub>	GPIO $F_{OUT}$ ; 3.3 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V Fast-Strong mode	_	-	24	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID83A	F <sub>GPIOUT2</sub>	GPIO $F_{OUT}$ ; 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 3.3 V Fast-Strong mode	_	_	16	MHz	90/10%, 25-pF load, 60/40 duty cycle

#### XRES

## Table 12. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID87	V <sub>IH</sub>	Input voltage HIGH threshold	$0.7 \times V_{DDD}$	-	-	V	CMOS input
SID88	V <sub>IL</sub>	Input voltage LOW threshold	-	-	$0.3 \times V_{DDD}$	V	CMOS input
SID89	Rpullup	Pull-up resistor	3.5	5.6	8.5	kΩ	-
SID90	C <sub>IN</sub>	Input capacitance	-	3	-	pF	-
SID91	V <sub>HYSXRES</sub>	Input voltage hysteresis	-	100	-	mV	-
SID92	I <sub>DIODE</sub>	Current through protection diode to $V_{DDD}/V_{SS}$	-	_	100	μA	-



## Table 13. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID93	TRESETWIDTH	Reset pulse width	1	-	-	μs	-

## Analog Peripherals

Opamp

## Table 14. Opamp Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
I <sub>DD</sub> (Opam	p Block Current	. V <sub>DD</sub> = 1.8 V. No Load)					
SID94	I <sub>DD_HI</sub>	Power = high	-	1000	1850	μA	_
SID95	I <sub>DD_MED</sub>	Power = medium	-	500	950	μA	_
SID96	I <sub>DD_LOW</sub>	Power = low	-	250	350	μA	-
GBW (Loa	d = 20 pF, 0.1 m	A. V <sub>DDA</sub> = 2.7 V)			•		
SID97	GBW_HI	Power = high	6	-	-	MHz	-
SID98	GBW_MED	Power = medium	4	-	-	MHz	-
SID99	GBW_LO	Power = low	-	1	-	MHz	-
IOUT_MAX (	V <sub>DDA</sub> ≥ 2.7 V, 500	mV From Rail)					
SID100	I <sub>OUT_MAX_HI</sub>	Power = high	10	-	-	mA	-
SID101	IOUT_MAX_MID	Power = medium	10	-	-	mA	_
SID102	I <sub>OUT_MAX_LO</sub>	Power = low	-	5	-	mA	-
I <sub>OUT</sub> (V <sub>DDA</sub>	= 1.71 V, 500 m	V From Rail)	÷		•		
SID103	I <sub>OUT_MAX_HI</sub>	Power = high	4	-	-	mA	_
SID104	IOUT_MAX_MID	Power = medium	4	-	-	mA	_
SID105	I <sub>OUT_MAX_LO</sub>	Power = low	-	2	-	mA	_
SID106	V <sub>IN</sub>	Charge pump on, $V_{DDA} \ge 2.7 V$	-0.05	-	V <sub>DDA</sub> – 0.2	V	-
SID107	V <sub>CM</sub>	Charge pump on, $V_{DDA} \ge 2.7 V$	-0.05	-	V <sub>DDA</sub> – 0.2	V	_
VOUT (VDD/	A ≥ 2.7 V)						
SID108	V <sub>OUT_1</sub>	Power = high, I <sub>LOAD</sub> =10 mA	0.5	-	V <sub>DDA</sub> – 0.5	V	_
SID109	V <sub>OUT_2</sub>	Power = high, I <sub>LOAD</sub> =1 mA	0.2	-	V <sub>DDA</sub> – 0.2	V	_
SID110	V <sub>OUT_3</sub>	Power = medium, I <sub>LOAD</sub> =1 mA	0.2	-	V <sub>DDA</sub> – 0.2	V	-
SID111	V <sub>OUT_4</sub>	Power = low, I <sub>LOAD</sub> =0.1 mA	0.2	-	V <sub>DDA</sub> – 0.2	V	-
SID112	V <sub>OS_TR</sub>	Offset voltage, trimmed	1	±0.5	1	mV	High mode
SID113	V <sub>OS_TR</sub>	Offset voltage, trimmed	-	±1	-	mV	Medium mode
SID114	V <sub>OS_TR</sub>	Offset voltage, trimmed	-	±2	-	mV	Low mode
SID115	V <sub>OS_DR_TR</sub>	Offset voltage drift, trimmed	-10	±3	10	μV/C	High mode
SID116	V <sub>OS_DR_TR</sub>	Offset voltage drift, trimmed	-	±10	-	μV/C	Medium mode
SID117	V <sub>OS_DR_TR</sub>	Offset voltage drift, trimmed	-	±10	-	μV/C	Low mode
SID118	CMRR	DC	70	80	-	dB	V <sub>DDD</sub> = 3.6-V
SID119	PSRR	At 1 kHz, 100-mV ripple	70	85	-	dB	V <sub>DDD</sub> = 3.6-V
Noise	•	•	•			- I	
SID120	V <sub>N1</sub>	Input referred, 1 Hz–1 GHz, power = high	-	94	-	μVrms	_
SID121	V <sub>N2</sub>	Input referred, 1-kHz, power = high	-	72	_	nV/rtHz	_



## **Digital Peripherals**

#### Timer

## Table 21. Timer DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID189	I <sub>TIM1</sub>	Block current consumption at 3 MHz	-	-	50	μA	16-bit timer
SID190	I <sub>TIM2</sub>	Block current consumption at 12 MHz	-	-	175	μA	16-bit timer
SID191	I <sub>TIM3</sub>	Block current consumption at 48 MHz	-	-	712	μA	16-bit timer

## Table 22. Timer AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID192	T <sub>TIMFREQ</sub>	Operating frequency	F <sub>CLK</sub>	-	48	MHz	-
SID193	T <sub>CAPWINT</sub>	Capture pulse width (internal)	2 × T <sub>CLK</sub>	-	-	ns	-
SID194	T <sub>CAPWEXT</sub>	Capture pulse width (external)	2 × T <sub>CLK</sub>	-	-	ns	-
SID195	T <sub>TIMRES</sub>	Timer resolution	T <sub>CLK</sub>	-	-	ns	-
SID196	T <sub>TENWIDINT</sub>	Enable pulse width (internal)	2 × T <sub>CLK</sub>	-	-	ns	-
SID197	T <sub>TENWIDEXT</sub>	Enable pulse width (external)	2 × T <sub>CLK</sub>	-	-	ns	-
SID198	T <sub>TIMRESWINT</sub>	Reset pulse width (internal)	2 × T <sub>CLK</sub>	-	-	ns	_
SID199	T <sub>TIMRESEXT</sub>	Reset pulse width (external)	$2 \times T_{CLK}$	_	_	ns	_

#### Counter

## Table 23. Counter DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID200	I <sub>CTR1</sub>	Block current consumption at 3 MHz	-	-	50	μA	16-bit counter
SID201	I <sub>CTR2</sub>	Block current consumption at 12 MHz	-	-	175	μA	16-bit counter
SID202	I <sub>CTR3</sub>	Block current consumption at 48 MHz	-	-	712	μA	16-bit counter

#### Table 24. Counter AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID203	T <sub>CTRFREQ</sub>	Operating frequency	F <sub>CLK</sub>	-	48	MHz	-
SID204	T <sub>CTRPWINT</sub>	Capture pulse width (internal)	$2 \times T_{CLK}$	-	-	ns	-
SID205	T <sub>CTRPWEXT</sub>	Capture pulse width (external)	$2 \times T_{CLK}$	-	-	ns	_
SID206	T <sub>CTRES</sub>	Counter Resolution	T <sub>CLK</sub>	-	-	ns	-
SID207	T <sub>CENWIDINT</sub>	Enable pulse width (internal)	$2 \times T_{CLK}$	_	-	ns	_
SID208	T <sub>CENWIDEXT</sub>	Enable pulse width (external)	$2 \times T_{CLK}$	_	-	ns	_
SID209	T <sub>CTRRESWINT</sub>	Reset pulse width (internal)	$2 \times T_{CLK}$	-	-	ns	-
SID210	T <sub>CTRRESWEXT</sub>	Reset pulse width (external)	2 × T <sub>CLK</sub>	_	_	ns	_

## Pulse Width Modulation (PWM)

## Table 25. PWM DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID211	I <sub>PWM1</sub>	Block current consumption at 3 MHz	-	-	50	μA	16-bit PWM
SID212	I <sub>PWM2</sub>	Block current consumption at 12 MHz	-	-	175	μA	16-bit PWM
SID213	I <sub>PWM3</sub>	Block current consumption at 48 MHz	-	-	741	μA	16-bit PWM



#### Voltage Monitors

#### Table 43. Voltage Monitor DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID265	V <sub>LVI1</sub>	LVI_A/D_SEL[3:0] = 0000b	1.71	1.75	1.79	V	-
SID266	V <sub>LVI2</sub>	LVI_A/D_SEL[3:0] = 0001b	1.76	1.80	1.85	V	-
SID267	V <sub>LVI3</sub>	LVI_A/D_SEL[3:0] = 0010b	1.85	1.90	1.95	V	-
SID268	V <sub>LVI4</sub>	LVI_A/D_SEL[3:0] = 0011b	1.95	2.00	2.05	V	-
SID269	V <sub>LVI5</sub>	LVI_A/D_SEL[3:0] = 0100b	2.05	2.10	2.15	V	-
SID270	V <sub>LVI6</sub>	LVI_A/D_SEL[3:0] = 0101b	2.15	2.20	2.26	V	-
SID271	V <sub>LVI7</sub>	LVI_A/D_SEL[3:0] = 0110b	2.24	2.30	2.36	V	-
SID272	V <sub>LVI8</sub>	LVI_A/D_SEL[3:0] = 0111b	2.34	2.40	2.46	V	-
SID273	V <sub>LVI9</sub>	LVI_A/D_SEL[3:0] = 1000b	2.44	2.50	2.56	V	-
SID274	V <sub>LVI10</sub>	LVI_A/D_SEL[3:0] = 1001b	2.54	2.60	2.67	V	-
SID2705	V <sub>LVI11</sub>	LVI_A/D_SEL[3:0] = 1010b	2.63	2.70	2.77	V	-
SID276	V <sub>LVI12</sub>	LVI_A/D_SEL[3:0] = 1011b	2.73	2.80	2.87	V	-
SID277	V <sub>LVI13</sub>	LVI_A/D_SEL[3:0] = 1100b	2.83	2.90	2.97	V	-
SID278	V <sub>LVI14</sub>	LVI_A/D_SEL[3:0] = 1101b	2.93	3.00	3.08	V	-
SID279	V <sub>LVI15</sub>	LVI_A/D_SEL[3:0] = 1110b	3.12	3.20	3.28	V	-
SID280	V <sub>LVI16</sub>	LVI_A/D_SEL[3:0] = 1111b	4.39	4.50	4.61	V	-
SID281	LVI_IDD	Block current	-	-	100	μA	-

## Table 44. Voltage Monitor AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID282	T <sub>MONTRIP</sub>	Voltage monitor trip time	Ι	_	1	μs	_

## SWD Interface

## Table 45. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID283	F_SWDCLK1	$3.3~V \leq V_{DD} \leq 5.5~V$	_	_	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID284	F_SWDCLK2	$1.71 \text{ V} \le \text{V}_{DD} \le 3.3 \text{ V}$	_	_	7		SWDCLK ≤ 1/3 CPU clock frequency
SID285	T_SWDI_SETUP	T = 1/f SWDCLK	0.25 × T	-	-	ns	-
SID286	T_SWDI_HOLD	T = 1/f SWDCLK	0.25 × T	-	-	ns	-
SID287	T_SWDO_VALID	T = 1/f SWDCLK	-	-	0.5 × T	ns	-
SID288	T_SWDO_HOLD	T = 1/f SWDCLK	1	-	-	ns	-

#### Internal Main Oscillator

## Table 46. IMO DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID289	I <sub>IMO1</sub>	IMO operating current at 48 MHz	_	-	1000	μA	-
SID290	I <sub>IMO2</sub>	IMO operating current at 24 MHz	-	-	325	μA	-
SID291	I <sub>IMO3</sub>	IMO operating current at 12 MHz	-	-	225	μA	-
SID292	I <sub>IMO4</sub>	IMO operating current at 6 MHz	-	-	180	μA	-
SID293	I <sub>IMO5</sub>	IMO operating current at 3 MHz	_	-	150	μA	-



## Table 52. BLE Subsystem (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID378	ITX,-6dBm	TX current at –6-dBm setting (PA3)	-	14.5	-	mA	-
SID379	ITX,-12dBm	TX current at –12-dBm setting (PA2)	-	13.2	-	mA	-
SID380	ITX,-18dBm	TX current at –18-dBm setting (PA1)	-	12.5	_	mA	-
SID380A	lavg_1sec, 0dBm	Average current at 1-second BLE connection interval	_	17.1	_	μΑ	TXP: 0 dBm; ±20-ppm master and slave clock accuracy.
SID380B	lavg_4sec, 0dBm	Average current at 4-second BLE connection interval	-	6.1	-	μΑ	TXP: 0 dBm; ±20-ppm master and slave clock accuracy.
General R	F Specifications						
SID381	FREQ	RF operating frequency	2400	-	2482	MHz	-
SID382	CHBW	Channel spacing	-	2	-	MHz	-
SID383	DR	On-air data rate	-	1000	-	kbps	-
SID384	IDLE2TX	BLE.IDLE to BLE. TX transition time	-	120	140	μs	-
SID385	IDLE2RX	BLE.IDLE to BLE. RX transition time	-	75	120	μs	-
RSSI Spec	RSSI Specifications						
SID386	RSSI, ACC	RSSI accuracy	-	±5	-	dB	-
SID387	RSSI, RES	RSSI resolution	-	1	-	dB	-
SID388	RSSI, PER	RSSI sample period	_	6	_	μs	-

## Table 53. ECO Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID389	F <sub>ECO</sub>	Crystal frequency	-	24	_	MHz	-
SID390	F <sub>TOL</sub>	Frequency tolerance	-50	_	50	ppm	-
SID391	ESR	Equivalent series resistance	-	-	60	Ω	_
SID392	PD	Drive level	-	-	100	μW	_
SID393	T <sub>START1</sub>	Startup time (Fast Charge on)	-	-	850	μs	_
SID394	T <sub>START2</sub>	Startup time (Fast Charge off)	-	-	3	ms	_
SID395	CL	Load capacitance	-	8	_	pF	-
SID396	C0	Shunt capacitance	-	1.1	—	pF	_
SID397	I <sub>ECO</sub>	Operating current	_	1400	I	μA	_



## Table 54. WCO Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID398	F <sub>WCO</sub>	Crystal frequency	-	32.768	-	kHz	-
SID399	FTOL	Frequency tolerance	-	50	-	ppm	-
SID400	ESR	Equivalent series resistance	-	50	-	kΩ	-
SID401	PD	Drive level	-	-	1	μW	-
SID402	T <sub>START</sub>	Startup time	_	-	500	ms	-
SID403	CL	Crystal load capacitance	6	-	12.5	pF	-
SID404	C0	Crystal shunt capacitance	-	1.35	-	pF	-
SID405	I <sub>WCO1</sub>	Operating current (High-Power mode)	-	-	8	μA	-
SID406	I <sub>WCO2</sub>	Operating current (Low-Power mode)	-	_	2.6	μA	-




PSoC 4 devices follow the part numbering convention described in the following table. All fields are single-character alphanumeric (0, 1, 2, ..., 9, A,B, ..., Z) unless stated otherwise.

## Ordering Code Definitions

Example	<u>CY8C 4 A B C D E F - BLXYZ</u>
CY8 C	Cypress Prefix
4: PSoC 4	Architecture
2 : 4200 Family	Family within Architecture
4 : 48 MHz	Speed Grade
8 : 256 KB	Flash Capacity
LQ : QFN	Package Code
I : Industrial	Temperature Range
BLXYZ: Attributes	Attributes Code


The Field Values are listed in the following table:

Field	Description	Values	Meaning					
CY8C	Cypress Prefix							
4	Architecture	4	PSoC 4					
А	Family within architecture	2	4200-BLE Family					
В	CPU Speed	4	48 MHz					
С	Flash Capacity	8, 7	256, 128 KB respectively					
		FN	WLCSP					
DE	Package Code	LQ	QFN					
			Thin CSP					
F	Temperature Range	I	Industrial					
BLXYZ	BLXYZ Attributes Code		Bluetooth 4.1 compliant					
		BL500-BL599	Bluetooth 4.2 compliant					



# 





SYMBOL

Α

A1

D

Е

D1

E1

MD

ME

Ν

Øb

eD

еE

SD

SE



Acronym	Description
PC	program counter
PCB	printed circuit board
PGA	programmable gain amplifier
PHUB	peripheral hub
PHY	physical layer
PICU	port interrupt control unit
PLA	programmable logic array
PLD	programmable logic device, see also PAL
PLL	phase-locked loop
PMDD	package material declaration data sheet
POR	power-on reset
PRES	precise power-on reset
PRS	pseudo random sequence
PS	port read data register
PSoC <sup>®</sup>	Programmable System-on-Chip™
PSRR	power supply rejection ratio
PWM	pulse-width modulator
RAM	random-access memory
RISC	reduced-instruction-set computing
RMS	root-mean-square
RTC	real-time clock
RTL	register transfer language
RTR	remote transmission request
RX	receive
SAR	successive approximation register
SC/CT	switched capacitor/continuous time
SCL	I <sup>2</sup> C serial clock
SDA	I <sup>2</sup> C serial data
S/H	sample and hold
SINAD	signal to noise and distortion ratio
SIO	special input/output, GPIO with advanced features. See GPIO.
SOC	start of conversion
SOF	start of frame
SPI	Serial Peripheral Interface, a communications protocol
SR	slew rate
SRAM	static random access memory
SRES	software reset
1	

## Table 60. Acronyms Used in this Document (continued)

#### Acronym Description SWV single-wire viewer TD transaction descriptor, see also DMA THD total harmonic distortion TIA transimpedance amplifier TRM technical reference manual TTL transistor-transistor logic ΤХ transmit UART Universal Asynchronous Transmitter Receiver, a communications protocol UDB universal digital block USB Universal Serial Bus USBIO USB input/output, PSoC pins used to connect to a USB port VDAC voltage DAC, see also DAC, IDAC WDT watchdog timer WOL write once latch, see also NVL WRES watchdog timer reset **XRES** external reset I/O pin **XTAL** crystal

Table 60. Acronyms Used in this Document (continued)

SWD