

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I ² C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Bluetooth, Brown-out Detect/Reset, Cap Sense, LVD, POR, PWM, SmartCard, SmartSense, WDT
Number of I/O	36
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	56-UFQFN Exposed Pad
Supplier Device Package	56-QFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4247lqi-bl453t

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



CPU and Memory Subsystem

CPU

The Cortex-M0 CPU in PSoC 4200_BL is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. It mostly uses 16-bit instructions and executes a subset of the Thumb-2 instruction set. This enables fully compatible binary upward migration of the code to higher-performance processors such as Cortex-M3 and M4. The Cypress implementation includes a hardware multiplier that provides a 32-bit result in one cycle. It includes a nested vectored interrupt controller (NVIC) block with 32 interrupt inputs and a wakeup interrupt controller (WIC). The WIC can wake the processor up from the Deep Sleep mode, allowing power to the main processor to be switched off when the chip is in the Deep Sleep mode. The Cortex-M0 CPU provides a nonmaskable interrupt (NMI) input, which is made available to the user when it is not in use for system functions requested by the user.

The CPU also includes an SWD interface, which is a 2-wire form of JTAG; the debug configuration used for PSoC 4200_BL has four break-point (address) comparators and two watchpoint (data) comparators.

Flash

The PSoC 4200_BL device has a flash module with 256 KB of flash memory, tightly coupled to the CPU to improve average access times from the flash block. The flash block is designed to deliver 2 wait-state (WS) access time at 48 MHz and with 1-WS access time at 24 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average. Part of the flash module can be used to emulate EEPROM operation if required. Maximum erase and program time is 20 ms per row (256 bytes). This also applies to the emulated EEPROM.

SRAM

SRAM memory is retained during Hibernate.

SROM

The 8-KB supervisory ROM contains a library of executable functions for flash programming. These functions are accessed through supervisory calls (SVC) and enable in-system programming of the flash memory.

DMA

A DMA engine, with eight channels, is provided that can do 32-bit transfers and has chainable ping-pong descriptors.

System Resources

Power System

The power system is described in detail in the section Power on page 16. It provides an assurance that the voltage levels are as required for the respective modes, and can either delay the mode entry (on power-on reset (POR), for example) until voltage levels are as required or generate resets (brownout detect (BOD)) or interrupts when the power supply reaches a particular programmable level between 1.8 and 4.5 V (low voltage detect (LVD)).

PSoC 4200_BL operates with a single external supply (1.71 to 5.5 V without radio, and 1.9 V to 5.5 V with radio). The device has five different power modes; transitions between these modes are managed by the power system. PSoC 4200_BL provides Sleep, Deep Sleep, Hibernate, and Stop low-power modes. Refer to the *Technical Reference Manual* for more details.

Clock System

The PSoC 4200_BL clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that no metastable conditions occur.

The clock system for PSoC 4200_BL consists of the internal main oscillator (IMO), the internal low-speed oscillator (ILO), the 24-MHz external crystal oscillator (ECO) and the 32-kHz watch crystal oscillator (WCO). In addition, an external clock may be supplied from a pin.

IMO Clock Source

The IMO is the primary source of internal clocking in PSoC 4200_BL. It is trimmed during testing to achieve the specified accuracy. Trim values are stored in nonvolatile latches (NVL). Additional trim settings from flash can be used to compensate for changes. The IMO default frequency is 24 MHz and it can be adjusted between 3 to 48 MHz in steps of 1 MHz. The IMO tolerance with Cypress-provided calibration settings is $\pm 2\%$.

ILO Clock Source

The ILO is a very low-power oscillator, which is primarily used to generate clocks for the peripheral operation in the Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

External Crystal Oscillator (ECO)

The ECO is used as the active clock for the BLE subsystem to meet the ± 50 -ppm clock accuracy of the Bluetooth 4.2 Specification. PSoC 4200_BL includes a tunable load capacitor to tune the crystal clock frequency by measuring the actual clock frequency. The high-accuracy ECO clock can also be used as a system clock.

Watch Crystal Oscillator (WCO)

The WCO is used as the sleep clock for the BLE subsystem to meet the \pm 500-ppm clock accuracy for the Bluetooth 4.2 Specification. The sleep clock provides an accurate sleep timing and enables wakeup at the specified advertisement and connection intervals. The WCO output can be used to realize the real-time clock (RTC) function in firmware.

Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO or from the WCO; this allows the watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the timeout occurs. The watchdog reset is recorded in the Reset Cause register. With the WCO and firmware, an accurate real-time clock (within the bounds of the 32-kHz crystal accuracy) can be realized.






Figure 3. PSoC 4200_BL MCU Clocking Architecture

The HFCLK signal can be divided down (see Figure 3) to generate synchronous clocks for the UDBs, and the analog and digital peripherals. There are a total of 12 clock dividers for PSoC 4200_BL: ten with 16-bit divide capability and two with 16.5-bit divide capability. This allows the generation of 16 divided clock signals, which can be used by peripheral blocks. The analog clock leads the digital clocks to allow analog events to occur before the digital clock-related noise is generated. The 16-bit and 16.5-bit dividers allow a lot of flexibility in generating fine-grained frequency values and are fully supported in PSoC Creator.

Reset

PSoC 4200_BL device can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through resets and allows the software to determine the cause of the reset. An XRES pin is reserved for an external reset to avoid complications with the configuration and multiple pin functions during power-on or reconfiguration. The XRES pin has an internal pull-up resistor that is always enabled.

Voltage Reference

The PSoC 4200_BL reference system generates all internally required references. A one-percent voltage reference spec is provided for the 12-bit ADC. To allow better signal-to-noise ratios (SNR) and better absolute accuracy, it is possible to bypass the internal reference using a GPIO pin or use an external reference for the SAR. Refer to Table 19, "SAR ADC AC Specifications," on page 26 for details.

BLE Radio and Subsystem

PSoC 4200_BL incorporates a Bluetooth Smart subsystem that contains the Physical Layer (PHY) and Link Layer (LL) engines with an embedded AES-128 security engine. The physical layer consists of the digital PHY and the RF transceiver that transmits and receives GFSK packets at 1 Mbps over a 2.4-GHz ISM band, which is compliant with Bluetooth Smart Bluetooth Specification 4.2. The baseband controller is a composite hardware and firmware implementation that supports both master and slave modes. Key protocol elements, such as HCI and link control, are implemented in firmware. Time-critical functional blocks, such as encryption, CRC, data whitening, and access code correlation, are implemented in hardware (in the LL engine).

The RF transceiver contains an integrated balun, which provides a single-ended RF port pin to drive a 50- Ω antenna via a matching/filtering network. In the receive direction, this block converts the RF signal from the antenna to a digital bit stream after performing GFSK demodulation. In the transmit direction, this block performs GFSK modulation and then converts a digital baseband signal to a radio frequency before transmitting it to air through the antenna.

The Bluetooth Smart Radio and Subsystem (BLESS) requires a 1.9-V minimum supply (the range varies from 1.9 V to 5.5 V).

Key features of BLESS are as follows:

- Master and slave single-mode protocol stack with logical link control and adaptation protocol (L2CAP), attribute (ATT), and security manager (SM) protocols
- API access to generic attribute profile (GATT), generic access profile (GAP), and L2CAP
- L2CAP connection-oriented channel
- GAP features
 - Broadcaster, Observer, Peripheral, and Central roles
 - □ Security mode 1: Level 1, 2, 3, and 4
 - □ Security mode 2: Level 1 and 2
 - □ User-defined advertising data
 - Multiple bond support
- GATT features
 - GATT client and server
 - Supports GATT sub-procedures
 - □ 32-bit universally unique identifier (UUID)
- Security Manager (SM)
 - Pairing methods: Just works, Passkey Entry, Out of Band and Numeric Comparison
 - Authenticated man-in-the-middle (MITM) protection and data signing
 - LE Secure Connections (Bluetooth 4.2 feature)
- Link Layer (LL)
 - Master and Slave roles
 - □ 128-bit AES engine
 - Encryption
 - □ Low-duty cycle advertising
 - □ LE Ping
 - D LE Data Packet Length Extension (Bluetooth 4.2 feature)
 - Link Layer Privacy (with extended scanning filter policy, Bluetooth 4.2 feature)
- Supports all SIG-adopted BLE profiles



Analog Blocks

12-bit SAR ADC


The 12-bit, 1-Msps SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion.

The block functionality is augmented for the user by adding a reference buffer to it (trimmable to ±1%) and by providing the choice of three internal voltage references, V_{DD} , $V_{DD}/2$, and V_{REF} (nominally 1.024 V), as well as an external reference through a GPIO pin. The Sample-and-Hold (S/H) aperture is programmable; it allows the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. System performance will be 65 dB for true 12-bit precision provided appropriate references are used and system noise levels permit it. To improve the performance in noisy conditions, it is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer. The sequencer cycles through the selected channels autonomously (sequencer scan) and does so with zero switching overhead (that is, the aggregate sampling bandwidth is equal to 1 Msps whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware-driven switching. A feature provided by the sequencer is the buffering of each channel to reduce CPU interrupt-service requirements. To accommodate signals with varying source impedances and frequencies, it is possible to have different sample times programmable for each channel. Also, the signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range values without having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.

The SAR is able to digitize the output of the on-chip temperature sensor for calibration and other temperature-dependent functions. The SAR is not available in Deep Sleep and Hibernate modes as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 to 5.5 V.





Opamps (CTBm Block)

PSoC 42X8_BLE has four opamps with Comparator modes, which allow most common analog functions to be performed on-chip, eliminating external components. PGAs, voltage buffers, filters, transimpedance amplifiers, and other functions can be realized with external passives saving power, cost, and space. The on-chip opamps are designed with enough bandwidth to drive the sample-and-hold circuit of the ADC without requiring external buffering.

Temperature Sensor

PSoC 4200_BL has an on-chip temperature sensor. This consists of a diode, which is biased by a current source that can be disabled to save power. The temperature sensor is connected

to the ADC, which digitizes the reading and produces a temperature value by using a Cypress-supplied software that includes calibration and linearization.

Low-Power Comparators

PSoC 4200_BL has a pair of low-power comparators, which can also operate in Deep Sleep and Hibernate modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode (Hibernate) where the system wake-up circuit is activated by a comparator-switch event.



Fixed-Function Digital

Timer/Counter/PWM Block

The timer/counter/PWM block consists of four 16-bit counters with user-programmable period length. There is a Capture register to record the count value at the time of an event (which may be an I/O event), a period register which is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals which are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow the use as deadband programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor-drive systems when an overcurrent state is indicated and the PWMs driving the FETs need to be shut off immediately with no time for software intervention.

Serial Communication Blocks (SCB)

PSoC 4200_BL has two SCBs, each of which can implement an I^2C , UART, or SPI interface.

I²C Mode: The hardware I²C block implements a full multi-master and slave interface (it is capable of multimaster arbitration). This block is capable of operating at speeds of up to 1 Mbps (Fast Mode Plus) and has flexible buffering options to reduce the interrupt overhead and latency for the CPU. It also supports EzI²C that creates a mailbox address range in the memory of PSoC 4200_BL and effectively reduces the I²C communication to reading from and writing to an array in the memory. In addition, the block supports an 8-deep FIFO for receive and transmit, which, by increasing the time given for the CPU to read the data, greatly reduces the need for clock stretching caused by the CPU not having read the data on time. The FIFO mode is available in all channels and is very useful in the absence of DMA.

The I²C peripheral is compatible with I²C Standard-mode, Fast-mode, and Fast-Mode Plus devices as defined in the NXP I²C-bus specification and user manual (UM10204). The I²C bus I/O is implemented with GPIO in open-drain modes.

SCB1 is fully compliant with Standard mode (100 kHz), Fast mode (400 kHz), and Fast-Mode Plus (1 MHz) I²C signaling specifications when routed to GPIO pins P5[0] and P5[1], except for hot-swap capability during I²C active communication. The remaining GPIOs do not meet the hot-swap specification (V_{DD} off; draw < 10- μ A current) for Fast mode and Fast-Mode Plus, I_{OL} Spec (20 mA) for Fast-Mode Plus, hysteresis spec (0.05 V_{DD}) for Fast mode and Fast-Mode Plus, and minimum fall time spec for Fast mode and Fast-Mode Plus.

- GPIO cells, including P5.0 and P5.1, cannot be hot-swapped or powered up independent of the rest of the I²C system.
- The GPIO pins P5.0 and P5.1 are over-voltage tolerant but cannot be hot-swapped or powered up independent of the rest of the I²C system
- Fast-Mode Plus has an I_{OL} specification of 20 mA at a V_{OL} of 0.4 V. The GPIO cells can sink a maximum of 8 mA I_{OL} with a V_{OL} maximum of 0.6 V.

Fast-mode and Fast-Mode Plus specify minimum Fall times, which are not met with the GPIO cell; the Slow-Strong mode can help meet this spec depending on the bus load.

UART Mode: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows the addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated. Note that hardware handshaking is not supported. This is not commonly used and can be implemented with a UDB-based UART in the system, if required.

SPI Mode: The SPI mode supports full Motorola SPI, TI Secure Simple Pairing (SSP) (essentially adds a start pulse that is used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO for transmit and receive.

GPIO

PSoC 4200_BL has 36 GPIOs. The GPIO block implements the following:

- Eight drive strength modes:
 - □ Analog input mode (input and output buffers disabled)
 - Input only
 - Weak pull-up with strong pull-down
 - □ Strong pull-up with weak pull-down
 - Open drain with strong pull-down
 - Open drain with strong pull-up
 - Strong pull-up with strong pull-down
 - Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL)
- Pins 0 and 1 of Port 5 are overvoltage-tolerant pins
- Individual control of input and output buffer enabling/disabling in addition to drive-strength modes
- Hold mode for latching previous state (used for retaining the I/O state in Deep Sleep and Hibernate modes)
- Selectable slew rates for dV/dt-related noise control to improve EMI

The pins are organized in logical entities called ports, which are 8-bit in width. During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix (HSIOM) is used to multiplex between various signals that may connect to an I/O pin. Pin locations for fixed-function peripherals are also fixed to reduce internal multiplexing complexity (these signals do not go through the DSI network). DSI signals are not affected by this and any pin may be routed to any UDB through the DSI network.

Data output and pin-state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (5 for PSoC 4200_BL).



Pin	Name	Туре	Description
40	P2.3	GPIO	Port 2 Pin 3, Icd, csd
41	P2.4	GPIO	Port 2 Pin 4, lcd, csd
42	P2.5	GPIO	Port 2 Pin 5, lcd, csd
43	P2.6	GPIO	Port 2 Pin 6, lcd, csd
44	P2.7	GPIO	Port 2 Pin 7, lcd, csd
45	VREF	REF	1.024-V reference
46	VDDA	POWER	1.71-V to 5.5-V analog supply
47	P3.0	GPIO	Port 3 Pin 0, lcd, csd
48	P3.1	GPIO	Port 3 Pin 1, lcd, csd
49	P3.2	GPIO	Port 3 Pin 2, lcd, csd
50	P3.3	GPIO	Port 3 Pin 3, lcd, csd
51	P3.4	GPIO	Port 3 Pin 4, lcd, csd
52	P3.5	GPIO	Port 3 Pin 5, lcd, csd
53	P3.6	GPIO	Port 3 Pin 6, lcd, csd
54	P3.7	GPIO	Port 3 Pin 7, lcd, csd
55	VSSA	GROUND	Analog ground
56	VCCD	POWER	Regulated 1.8-V supply, connect to 1.3-µF capacitor.
57	EPAD	GROUND	Ground paddle for the QFN package

Table 1. PSoC 4200_BL Pin List (QFN Package) (continued)

Table 2. PSoC 4200_BL Pin List (WLCSP Package)

Pin	Name	Туре	Description
A1	NC	NC	Do not connect
A2	VREF	REF	1.024-V reference
A3	VSSA	GROUND	Analog ground
A4	P3.3	GPIO	Port 3 Pin 3, analog/digital/lcd/csd
A5	P3.7	GPIO	Port 3 Pin 7, analog/digital/lcd/csd
A6	VSSD	GROUND	Digital ground
A7	VSSA	GROUND	Analog ground
A8	VCCD	POWER	Regulated 1.8-V supply, connect to 1-µF capacitor
A9	VDDD	POWER	1.71-V to 5.5-V digital supply
B1	NB	NO BALL	No Ball
B2	P2.3	GPIO	Port 2 Pin 3, analog/digital/lcd/csd
B3	VSSA	GROUND	Analog ground
B4	P2.7	GPIO	Port 2 Pin 7, analog/digital/lcd/csd
B5	P3.4	GPIO	Port 3 Pin 4, analog/digital/lcd/csd
B6	P3.5	GPIO	Port 3 Pin 5, analog/digital/lcd/csd
B7	P3.6	GPIO	Port 3 Pin 6, analog/digital/lcd/csd
B8	XTAL32I/P6.1	CLOCK	32.768-kHz crystal or external clock input
B9	XTAL320/P6.0	CLOCK	32.768-kHz crystal
C1	NC	NC	Do not connect




Table 2, PSoC 4200	BL Pin List (WLC	SP Package) (continued)

Pin	Name	Туре	Description
C2	VSSA	GROUND	Analog ground
C3	P2.2	GPIO	Port 2 Pin 2, analog/digital/lcd/csd
C4	P2.6	GPIO	Port 2 Pin 6, analog/digital/lcd/csd
C5	P3.0	GPIO	Port 3 Pin 0, analog/digital/lcd/csd
C6	P3.1	GPIO	Port 3 Pin 1, analog/digital/lcd/csd
C7	P3.2	GPIO	Port 3 Pin 2, analog/digital/lcd/csd
C8	XRES	RESET	Reset, active LOW
C9	P4.0	GPIO	Port 4 Pin 0, analog/digital/lcd/csd
D1	NC	NC	Do not connect
D2	P1.7	GPIO	Port 1 Pin 7, analog/digital/lcd/csd
D3	VDDA	POWER	1.71-V to 5.5-V analog supply
D4	P2.0	GPIO	Port 2 Pin 0, analog/digital/lcd/csd
D5	P2.1	GPIO	Port 2 Pin 1, analog/digital/lcd/csd
D6	P2.5	GPIO	Port 2 Pin 5, analog/digital/lcd/csd
D7	VSSD	GROUND	Digital ground
D8	P4.1	GPIO	Port 4 Pin 1, analog/digital/lcd/csd
D9	P5.0	GPIO	Port 5 Pin 0, analog/digital/lcd/csd
E1	NC	NC	Do not connect
E2	P1.2	GPIO	Port 1 Pin 2, analog/digital/lcd/csd
E3	P1.3	GPIO	Port 1 Pin 3, analog/digital/lcd/csd
E4	P1.4	GPIO	Port 1 Pin 4, analog/digital/lcd/csd
E5	P1.5	GPIO	Port 1 Pin 5, analog/digital/lcd/csd
E6	P1.6	GPIO	Port 1 Pin 6, analog/digital/lcd/csd
E7	P2.4	GPIO	Port 2 Pin 4, analog/digital/lcd/csd
E8	P5.1	GPIO	Port 5 Pin 1, analog/digital/lcd/csd
E9	VSSD	GROUND	Digital ground
F1	NC	NC	Do not connect
F2	VSSD	GROUND	Digital ground
F3	P0.7	GPIO	Port 0 Pin 7, analog/digital/lcd/csd
F4	P0.3	GPIO	Port 0 Pin 3, analog/digital/lcd/csd
F5	P1.0	GPIO	Port 1 Pin 0, analog/digital/lcd/csd
F6	P1.1	GPIO	Port 1 Pin 1, analog/digital/lcd/csd
F7	VSSR	GROUND	Radio ground
F8	VSSR	GROUND	Radio ground
F9	VDDR	POWER	1.9-V to 5.5-V radio supply
G1	NC	NC	Do not connect
G2	P0.6	GPIO	Port 0 Pin 6, analog/digital/lcd/csd
G3	VDDD	POWER	1.71-V to 5.5-V digital supply
G4	P0.2	GPIO	Port 0 Pin 2, analog/digital/lcd/csd
G5	VSSD	GROUND	Digital ground



The possible pin connections are shown for all analog and digital peripherals (except the radio, LCD, and CSD blocks, which were shown in Table 1). A typical system application connection diagram is shown in Figure 7.





Power

The PSoC 4200_BL device can be supplied from batteries with a voltage range of 1.9 V to 5.5 V by directly connecting to the digital supply (VDDD), analog supply (VDDA), and radio supply (VDDR) pins. Internal LDOs in the device regulate the supply voltage to the required levels for different blocks. The device has one regulator for the digital circuitry and separate regulators for radio circuitry for noise isolation. Analog circuits run directly from the analog supply (VDDA) input. The device uses separate regulators for Deep Sleep and Hibernate (lowered power supply and retention) modes to minimize the power consumption. The radio stops working below 1.9 V, but the device continues to function down to 1.71 V without RF.

Bypass capacitors must be used from VDDx (x = A, D, or R) to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- μ F range in parallel with a smaller capacitor (for example, 0.1 μ F). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

Power Supply	Bypass Capacitors
VDDD	The internal bandgap may be bypassed with a 1-μF to 10-μF.
VDDA	0.1-μF ceramic at each pin plus bulk capacitor 1-μF to 10-μF.
VDDR	0.1-μF ceramic at each pin plus bulk capacitor 1-μF to 10-μF.
VCCD	1.3-µF ceramic capacitor at the VCCD pin.
VREF (optional)	The internal bandgap may be bypassed with a 1-μF to 10-μF capacitor.



Development Support

The PSoC 4200_BL family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4ble to find out more.

Documentation

A suite of documentation supports the PSoC 4200_BL family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

Software User Guide: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

Component Datasheets: The flexibility of PSoC allows the creation of new peripherals (Components) long after the device has gone into production. Component datasheets provide all of the information needed to select and use a particular Component, including a functional description, API documentation, example code, and AC/DC specifications.

Application Notes: PSoC application notes discuss a particular application of PSoC in depth; examples include creating standard and custom BLE profiles. Application notes often include example projects in addition to the application note document.

Technical Reference Manual: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at www.cypress.com/psoc4.

Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4200_BL family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



Table 6. DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID41	I _{DD31}	GPIO and reset active	-	_	_	nA	T = 25 °C
SID42	I _{DD32}	GPIO and reset active	-	-	-	nA	T = -40 °C to 85 °C
Stop Mode,	V _{DD} = 1.8 to 3	3.6 V					
SID43	I _{DD33}	Stop mode current (V _{DD})	-	20	-	nA	T = 25 °C, V _{DD} = 3.3 V
SID44	I _{DD34}	Stop mode current (V _{DDR})	-	40		nA	T = 25 °C, V _{DDR} = 3.3 V
SID45	I _{DD35}	Stop mode current (V _{DD})	-	_	-	nA	T = -40 °C to 85 °C
SID46	I _{DD36}	Stop mode current (V _{DDR})	-	_	_	nA	T = -40 °C to 85 °C, V _{DDR} = 1.9 V to 3.6 V
Stop Mode,	V _{DD} = 3.6 to \$	5.5 V					
SID47	I _{DD37}	Stop mode current (V _{DD})	-	_	_	nA	T = 25 °C, V _{DD} = 5 V
SID48	I _{DD38}	Stop mode current (V _{DDR})	-	-	-	nA	T = 25 °C, V _{DDR} = 5 V
SID49	I _{DD39}	Stop mode current (V _{DD})	-	_	_	nA	T = -40 °C to 85 °C
SID50	I _{DD40}	Stop mode current (V _{DDR})	-	_	_	nA	T = -40 °C to 85 °C
Stop Mode,	V _{DD} = 1.71 to	1.89 V (Regulator Bypassed)		•	-		
SID51	I _{DD41}	Stop mode current (V _{DD})	-	_	_	nA	T = 25 °C
SID52	I _{DD42}	Stop mode current (V _{DD})	_	_	_	nA	T = -40 °C to 85 °C

Table 7. AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID53	F _{CPU}	CPU frequency	DC	-	48	MHz	$1.71~V \leq V_{DD} \leq 5.5~V$
SID54	T _{SLEEP}	Wakeup from Sleep mode	_	0	_	μs	Guaranteed by characterization
SID55	T _{DEEPSLEEP}	Wakeup from Deep Sleep mode	_	_	25	μs	24-MHz IMO. Guaranteed by characterization.
SID56	T _{HIBERNATE}	Wakeup from Hibernate mode	_	_	0.7	ms	Guaranteed by characterization
SID57	T _{STOP}	Wakeup from Stop mode	_	_	2.2	ms	Guaranteed by characterization



GPIO

Table 8. GPIO DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID58	V _{IH}	Input voltage HIGH threshold	0.7 × V _{DD}	-	-	V	CMOS input
SID59	V _{IL}	Input voltage LOW threshold	-	-	0.3 × V _{DD}	V	CMOS input
SID60	V _{IH}	LVTTL input, V _{DD} < 2.7 V	0.7 × V _{DD}	Ι	-	V	-
SID61	V _{IL}	LVTTL input, V _{DD} < 2.7 V	-	-	0.3× V _{DD}	V	-
SID62	V _{IH}	LVTTL input, V _{DD} >= 2.7 V	2.0	Ι	-	V	-
SID63	V _{IL}	LVTTL input, V _{DD} >= 2.7 V	-	-	0.8	V	-
SID64	V _{OH}	Output voltage HIGH level	V _{DD} –0.6	-	-	V	loh = 4-mA at 3.3-V V _{DD}
SID65	V _{OH}	Output voltage HIGH level	V _{DD} –0.5	-	-	V	loh = 1-mA at 1.8-V V _{DD}
SID66	V _{OL}	Output voltage LOW level	-	_	0.6	V	lol = 8-mA at 3.3-V V _{DD}
SID67	V _{OL}	Output voltage LOW level	-	_	0.6	V	lol = 4-mA at 1.8-V V _{DD}
SID68	V _{OL}	Output voltage LOW level	-	_	0.4	V	lol = 3-mA at 3.3-V V _{DD}
SID69	Rpullup	Pull-up resistor	3.5	5.6	8.5	kΩ	-
SID70	Rpulldown	Pull-down resistor	3.5	5.6	8.5	kΩ	-
SID71	IIL	Input leakage current (absolute value)	-	-	2	nA	25 °C, V _{DD} = 3.3 V
SID72	I _{IL_CTBM}	Input leakage on CTBm input pins	-	-	4	nA	-
SID73	C _{IN}	Input capacitance	_	-	7	pF	-
SID74	Vhysttl	Input hysteresis LVTTL	25	40		mV	V _{DD} > 2.7 V
SID75	Vhyscmos	Input hysteresis CMOS	0.05 × V _{DD}	_	-	mV	-
SID76	Idiode	Current through protection diode to V_{DD}/V_{SS}	-	-	100	μA	-
SID77	I _{TOT_GPIO}	Maximum total source or sink chip current	-	_	200	mA	-

Table 9. GPIO AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID78	T _{RISEF}	Rise time in Fast-Strong mode	2	-	12	ns	3.3-V V _{DDD} , C _{LOAD} = 25-pF
SID79	T _{FALLF}	Fall time in Fast-Strong mode	2	-	12	ns	3.3-V V _{DDD} , C _{LOAD} = 25-pF
SID80	T _{RISES}	Rise time in Slow-Strong mode	10	-	60	-	3.3-V V _{DDD} , C _{LOAD} = 25-pF
SID81	T _{FALLS}	Fall time in Slow-Strong mode	10	-	60	-	3.3-V V _{DDD} , C _{LOAD} = 25-pF
SID82	F _{GPIOUT1}	GPIO Fout; 3.3 V \leq V _{DD} \leq 5.5 V. Fast-Strong mode	_	_	33	MHz	90/10%, 25-pF load, 60/40 duty cycle

Note

2. V_{IH} must not exceed V_{DDD} + 0.2 V.



Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID150	I _{CMP3}	Block current in ultra low-power mode	-	6	-	μΑ	V _{DDD} ≥ 2.6 V for Temp < 0°C, V _{DDD} ≥ 1.8 V for Temp > 0 °C
SID151	Z _{CMP}	DC input impedance of comparator	35	-	-	MΩ	-

Table 15. Comparator DC Specifications^[3] (continued)

Table 16. Comparator AC Specifications^[4]

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID152	T _{RESP1}	Response time, normal mode, 50-mV overdrive	-	38	-	ns	50-mV overdrive
SID153	T _{RESP2}	Response time, low power mode, 50-mV overdrive	_	70	_	ns	50-mV overdrive
SID154	T _{RESP3}	Response time, ultra-low-power mode, 50-mV overdrive	_	2.3	_	μs	200-mV overdrive. $V_{DDD} \ge 2.6 V$ for Temp < 0°C, $V_{DDD} \ge 1.8 V$ for Temp > 0 °C

Temperature Sensor

Table 17. Temperature Sensor Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID155	T _{SENSACC}	Temperature sensor accuracy	-5	±1	5	°C	–40 to +85 °C

SAR ADC

Table 18. SAR ADC DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID156	A_RES	Resolution	-	—	12	bits	-
SID157	A_CHNIS_S	Number of channels - single-ended	-	-	16	-	8 full-speed
SID158	A-CHNKS_D	Number of channels - differential	-	-	8	_	Diff inputs use neighboring I/O
SID159	A-MONO	Monotonicity	-	—	-	-	Yes
SID160	A_GAINERR	Gain error	-	-	±0.1	%	With external reference.
SID161	A_OFFSET	Input offset voltage	-	-	2	mV	Measured with 1-V V _{REF}
SID162	A_ISAR	Current consumption	-	—	1	mA	-
SID163	A_VINS	Input voltage range - single-ended	V _{SS}	-	V _{DDA}	V	-
SID164	A_VIND	Input voltage range - differential	V _{SS}	—	V _{DDA}	V	-
SID165	A_INRES	Input resistance	-	—	2.2	kΩ	-
SID166	A_INCAP	Input capacitance	-	-	10	pF	-
SID312	VREFSAR	Trimmed internal reference to SAR	-1	_	1	%	Percentage of Vbg (1.024-V)

Note

ULP LCOMP operating conditions:
 - V_{DDD} 2.6 V-5.5 V for datasheet temp range < 0 °C
 - V_{DDD} 1.8 V-5.5 V for datasheet temp range ≥ 0 °C



Table 26. PWM AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID214	T _{PWMFREQ}	Operating frequency	F _{CLK}	_	48	MHz	-
SID215	T _{PWMPWINT}	Pulse width (internal)	2 × T _{CLK}	_	-	ns	-
SID216	T _{PWMEXT}	Pulse width (external)	2 × T _{CLK}	-	_	ns	-
SID217	T _{PWMKILLINT}	Kill pulse width (internal)	2 × T _{CLK}	-	_	ns	-
SID218	T _{PWMKILLEXT}	Kill pulse width (external)	2 × T _{CLK}	_	-	ns	-
SID219	T _{PWMEINT}	Enable pulse width (internal)	2 × T _{CLK}	-	_	ns	-
SID220	T _{PWMENEXT}	Enable pulse width (external)	2 × T _{CLK}	-	_	ns	-
SID221	T _{PWMRESWINT}	Reset pulse width (internal)	2 × T _{CLK}	_	-	ns	-
SID222	T _{PWMRESWEXT}	Reset pulse width (external)	2 × T _{CLK}	-	_	ns	_

βĈ

Table 27. Fixed I²C DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	I _{I2C1}	Block current consumption at 100 kHz	-	-	50	μA	-
SID224	I _{I2C2}	Block current consumption at 400 kHz	-	-	155	μA	-
SID225	I _{I2C3}	Block current consumption at 1 Mbps	-	-	390	μA	_
SID226	I _{I2C4}	I ² C enabled in Deep Sleep mode	1	-	1.4	μA	_

Table 28. Fixed I²C AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID227	F _{I2C1}	Bit rate	-	-	1	Mbps	-

LCD Direct Drive

Table 29. LCD Direct Drive DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID228	I _{LCDLOW}	Operating current in low-power mode	-	17.5	-	μA	16 × 4 small segment display at 50 Hz
SID229	C _{LCDCAP}	LCD capacitance per segment/common driver	_	500	5000	pF	-
SID230	LCD _{OFFSET}	Long-term segment offset	-	20	-	mV	-
SID231	I _{LCDOP1}	LCD system operating current V _{BIAS} = 5 V.	-	2	-	mA	32 × 4 segments. 50 Hz at 25 °C
SID232	I _{LCDOP2}	LCD system operating current. V _{BIAS} = 3.3 V	_	2	-	mA	32 × 4 segments 50 Hz at 25 °C

Table 30. LCD Direct Drive AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID233	F _{LCD}	LCD frame rate	10	50	150	Hz	_

Table 31. Fixed UART DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234	I _{UART1}	Block current consumption at 100 kbps	-	-	55	μA	-
SID235	I _{UART2}	Block current consumption at 1000 kbps	_	Ι	360	μA	_



Voltage Monitors

Table 43. Voltage Monitor DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID265	V _{LVI1}	LVI_A/D_SEL[3:0] = 0000b	1.71	1.75	1.79	V	-
SID266	V _{LVI2}	LVI_A/D_SEL[3:0] = 0001b	1.76	1.80	1.85	V	-
SID267	V _{LVI3}	LVI_A/D_SEL[3:0] = 0010b	1.85	1.90	1.95	V	-
SID268	V _{LVI4}	LVI_A/D_SEL[3:0] = 0011b	1.95	2.00	2.05	V	-
SID269	V _{LVI5}	LVI_A/D_SEL[3:0] = 0100b	2.05	2.10	2.15	V	-
SID270	V _{LVI6}	LVI_A/D_SEL[3:0] = 0101b	2.15	2.20	2.26	V	-
SID271	V _{LVI7}	LVI_A/D_SEL[3:0] = 0110b	2.24	2.30	2.36	V	-
SID272	V _{LVI8}	LVI_A/D_SEL[3:0] = 0111b	2.34	2.40	2.46	V	-
SID273	V _{LVI9}	LVI_A/D_SEL[3:0] = 1000b	2.44	2.50	2.56	V	-
SID274	V _{LVI10}	LVI_A/D_SEL[3:0] = 1001b	2.54	2.60	2.67	V	-
SID2705	V _{LVI11}	LVI_A/D_SEL[3:0] = 1010b	2.63	2.70	2.77	V	-
SID276	V _{LVI12}	LVI_A/D_SEL[3:0] = 1011b	2.73	2.80	2.87	V	-
SID277	V _{LVI13}	LVI_A/D_SEL[3:0] = 1100b	2.83	2.90	2.97	V	-
SID278	V _{LVI14}	LVI_A/D_SEL[3:0] = 1101b	2.93	3.00	3.08	V	-
SID279	V _{LVI15}	LVI_A/D_SEL[3:0] = 1110b	3.12	3.20	3.28	V	-
SID280	V _{LVI16}	LVI_A/D_SEL[3:0] = 1111b	4.39	4.50	4.61	V	-
SID281	LVI_IDD	Block current	-	-	100	μA	-

Table 44. Voltage Monitor AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID282	T _{MONTRIP}	Voltage monitor trip time	Ι	-	1	μs	_

SWD Interface

Table 45. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID283	F_SWDCLK1	$3.3~V \leq V_{DD} \leq 5.5~V$	_	_	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID284	F_SWDCLK2	$1.71 \text{ V} \le \text{V}_{DD} \le 3.3 \text{ V}$	_	_	7		SWDCLK ≤ 1/3 CPU clock frequency
SID285	T_SWDI_SETUP	T = 1/f SWDCLK	0.25 × T	-	-	ns	-
SID286	T_SWDI_HOLD	T = 1/f SWDCLK	0.25 × T	-	-	ns	-
SID287	T_SWDO_VALID	T = 1/f SWDCLK	-	-	0.5 × T	ns	-
SID288	T_SWDO_HOLD	T = 1/f SWDCLK	1	_	_	ns	-

Internal Main Oscillator

Table 46. IMO DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID289	I _{IMO1}	IMO operating current at 48 MHz	_	-	1000	μA	-
SID290	I _{IMO2}	IMO operating current at 24 MHz	-	-	325	μA	-
SID291	I _{IMO3}	IMO operating current at 12 MHz	-	-	225	μA	-
SID292	I _{IMO4}	IMO operating current at 6 MHz	-	-	180	μA	-
SID293	I _{IMO5}	IMO operating current at 3 MHz	_	-	150	μA	-



Table 47. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID296	F _{IMOTOL3}	Frequency variation from 3 to 48 MHz	_	-	±2	%	With API-called calibration
SID297	F _{IMOTOL3}	IMO startup time	_	-	12	μs	_

Internal Low-Speed Oscillator

Table 48. ILO DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID298	I _{ILO2}	ILO operating current at 32 kHz	-	0.3	1.05	μA	-

Table 49. ILO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID299	T _{STARTILO1}	ILO startup time	-	-	2	ms	-
SID300	F _{ILOTRIM1}	32-kHz trimmed frequency	15	32	50	kHz	-

Table 50. External Clock Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID301	ExtClkFreq	External clock input frequency	0	-	48	MHz	CMOS input level only
SID302	ExtClkDuty	Duty cycle; Measured at $V_{DD/2}$	45	-	55	%	CMOS input level only

Table 51. UDB AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions	
Data Path	Data Path performance							
SID303	F _{MAX-TIMER}	Max frequency of 16-bit timer in a UDB pair	_	-	48	MHz	-	
SID304	F _{MAX-ADDER}	Max frequency of 16-bit adder in a UDB pair	_	_	48	MHz	-	
SID305	F _{MAX_CRC}	Max frequency of 16-bit CRC/PRS in a UDB pair	-	_	48	MHz	_	
PLD Perfor	rmance in UDB							
SID306	F _{MAX_PLD}	Max frequency of 2-pass PLD function in a UDB pair	_	_	48	MHz	-	
Clock to O	Clock to Output Performance							
SID307	T _{CLK_OUT_UDB1}	Prop. delay for clock in to data out at 25 °C, Typical	_	15	_	ns	-	
SID308	T _{CLK_OUT_UDB2}	Prop. delay for clock in to data out, Worst case	_	25	_	ns	_	



Table 52. BLE Subsystem

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
RF Receiv	er Specification	•					
SID340		RX sensitivity with idle transmitter	-	-89	-	dBm	-
SID340A	RXS, IDLE	RX sensitivity with idle transmitter excluding Balun loss	-	-91	-	dBm	Guaranteed by design simulation
SID341	RXS, DIRTY	RX sensitivity with dirty transmitter	_	-87	-70	dBm	RF-PHY Specification (RCV-LE/CA/01/C)
SID342	RXS, HIGHGAIN	RX sensitivity in high-gain mode with idle transmitter	-	-91	-	dBm	-
SID343	PRXMAX	Maximum input power	-10	-1	-	dBm	RF-PHY Specification (RCV-LE/CA/06/C)
SID344	CI1	Co-channel interference, Wanted signal at –67 dBm and Inter- ferer at FRX	Ι	9	21	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID345	CI2	Adjacent channel interference Wanted signal at –67 dBm and Inter- ferer at FRX ±1 MHz	_	3	15	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID346	CI3	Adjacent channel interference Wanted signal at –67 dBm and Inter- ferer at FRX ±2 MHz	-	-29	-	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID347	Cl4	Adjacent channel interference Wanted signal at –67 dBm and Inter- ferer at ≥FRX ±3 MHz	-	-39	-	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID348	CI5	Adjacent channel interference Wanted Signal at –67 dBm and Inter- ferer at Image frequency (F _{IMAGE})	-	-20	_	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID349	CI6	Adjacent channel interference Wanted signal at –67 dBm and Inter- ferer at Image frequency (F _{IMAGE} ± 1 MHz)	_	-30	-	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID350	OBB1	Out-of-band blocking, Wanted signal at –67 dBm and Inter- ferer at F = 30–2000 MHz	-30	-27	-	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
SID351	OBB2	Out-of-band blocking, Wanted signal at –67 dBm and Inter- ferer at F = 2003–2399 MHz	-35	-27	_	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
SID352	OBB3	Out-of-band blocking, Wanted signal at –67 dBm and Inter- ferer at F = 2484–2997 MHz	-35	-27	_	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
SID353	OBB4	Out-of-band blocking, Wanted signal a –67 dBm and Inter- ferer at F = 3000–12750 MHz	-30	-27	_	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
SID354	IMD	Intermodulation performance Wanted signal at –64 dBm and 1-Mbps BLE, third, fourth, and fifth offset channel	-50	_	_	dBm	RF-PHY Specification (RCV-LE/CA/05/C)
SID355	RXSE1	Receiver spurious emission 30 MHz to 1.0 GHz	_	-	-57	dBm	100-kHz measurement bandwidth ETSI EN300 328 V1.8.1



Table 52. BLE Subsystem (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID356	RXSE2	Receiver spurious emission 1.0 GHz to 12.75 GHz	-	-	-47	dBm	1-MHz measurement bandwidth ETSI EN300 328 V1.8.1
RF Transn	nitter Specificatio	ns					
SID357	TXP, ACC	RF power accuracy	_	±1	-	dB	-
SID358	TXP, RANGE	RF power control range	-	20	-	dB	_
SID359	TXP, 0dBm	Output power, 0-dB Gain setting (PA7)	-	0	-	dBm	-
SID360	TXP, MAX	Output power, maximum power setting (PA10)	-	3	-	dBm	_
SID361	TXP, MIN	Output power, minimum power setting (PA1)	_	-18	_	dBm	_
SID362	F2AVG	Average frequency deviation for 10101010 pattern	185	-	-	kHz	RF-PHY Specification (TRM-LE/CA/05/C)
SID363	F1AVG	Average frequency deviation for 11110000 pattern	225	250	275	kHz	RF-PHY Specification (TRM-LE/CA/05/C)
SID364	EO	Eye opening = Δ F2AVG/ Δ F1AVG	0.8	-	-		RF-PHY Specification (TRM-LE/CA/05/C)
SID365	FTX, ACC	Frequency accuracy	-150	-	150	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
SID366	FTX, MAXDR	Maximum frequency drift	-50	-	50	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
SID367	FTX, INITDR	Initial frequency drift	-20	-	20	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
SID368	FTX, DR	Maximum drift rate	-20	-	20	kHz/ 50 μs	RF-PHY Specification (TRM-LE/CA/06/C)
SID369	IBSE1	In-band spurious emission at 2-MHz offset	-	_	-20	dBm	RF-PHY Specification (TRM-LE/CA/03/C)
SID370	IBSE2	In-band spurious emission at ≥3-MHz offset	-	_	-30	dBm	RF-PHY Specification (TRM-LE/CA/03/C)
SID371	TXSE1	Transmitter spurious emissions (average), <1.0 GHz	-	_	-55.5	dBm	FCC-15.247
SID372	TXSE2	Transmitter spurious emissions (average), >1.0 GHz	-	-	-41.5	dBm	FCC-15.247
RF Curren	t Specifications						
SID373	IRX	Receive current in normal mode	_	18.7	-	mA	-
SID373A	IRX_RF	Radio receive current in normal mode	-	16.4	-	mA	Measured at V _{DDR}
SID374	IRX, HIGHGAIN	Receive current in high-gain mode	-	21.5	-	mA	-
SID375	ITX, 3dBm	TX current at 3-dBm setting (PA10)	-	20	-	mA	-
SID376	ITX, 0dBm	TX current at 0-dBm setting (PA7)	-	16.5	-	mA	-
SID376A	ITX_RF, 0dBm	Radio TX current at 0 dBm setting (PA7)	I	15.6	-	mA	Measured at V _{DDR}
SID376B	ITX_RF, 0dBm	Radio TX current at 0 dBm excluding Balun loss	Ι	14.2	-	mA	Guaranteed by design simulation
SID377	ITX,-3dBm	TX current at –3-dBm setting (PA4)	-	15.5	-	mA	_




Table 54. WCO Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID398	F _{WCO}	Crystal frequency	-	32.768	-	kHz	-
SID399	FTOL	Frequency tolerance	-	50	-	ppm	-
SID400	ESR	Equivalent series resistance	-	50	-	kΩ	-
SID401	PD	Drive level	-	-	1	μW	-
SID402	T _{START}	Startup time	_	-	500	ms	-
SID403	CL	Crystal load capacitance	6	-	12.5	pF	-
SID404	C0	Crystal shunt capacitance	-	1.35	-	pF	-
SID405	I _{WCO1}	Operating current (High-Power mode)	-	-	8	μA	-
SID406	I _{WCO2}	Operating current (Low-Power mode)	-	_	2.6	μA	-



Figure 10. 68-Ball WLCSP Package Outline



NOTES:

1. REFERENCE JEDEC PUBLICATION 95, DESIGN GUIDE 4.18

2. ALL DIMENSIONS ARE IN MILLIMETERS

001-92343 *A




Figure 11. 68-Ball Thin WLCSP

NOTES:

- 1. REFERENCE JEDEC PUBLICATION 95, DESIGN GUIDE 4.18
- 2. ALL DIMENSIONS ARE IN MILLIMETERS

Document Number: 002-23053 Rev. **

Page 42 of 49

001-99408 **



Acronym	Description
PC	program counter
PCB	printed circuit board
PGA	programmable gain amplifier
PHUB	peripheral hub
PHY	physical layer
PICU	port interrupt control unit
PLA	programmable logic array
PLD	programmable logic device, see also PAL
PLL	phase-locked loop
PMDD	package material declaration data sheet
POR	power-on reset
PRES	precise power-on reset
PRS	pseudo random sequence
PS	port read data register
PSoC [®]	Programmable System-on-Chip™
PSRR	power supply rejection ratio
PWM	pulse-width modulator
RAM	random-access memory
RISC	reduced-instruction-set computing
RMS	root-mean-square
RTC	real-time clock
RTL	register transfer language
RTR	remote transmission request
RX	receive
SAR	successive approximation register
SC/CT	switched capacitor/continuous time
SCL	I ² C serial clock
SDA	I ² C serial data
S/H	sample and hold
SINAD	signal to noise and distortion ratio
SIO	special input/output, GPIO with advanced features. See GPIO.
SOC	start of conversion
SOF	start of frame
SPI	Serial Peripheral Interface, a communications protocol
SR	slew rate
SRAM	static random access memory
SRES	software reset
1	

Table 60. Acronyms Used in this Document (continued)

Acronym Description SWV single-wire viewer TD transaction descriptor, see also DMA THD total harmonic distortion TIA transimpedance amplifier TRM technical reference manual TTL transistor-transistor logic ΤХ transmit UART Universal Asynchronous Transmitter Receiver, a communications protocol UDB universal digital block USB Universal Serial Bus USBIO USB input/output, PSoC pins used to connect to a USB port VDAC voltage DAC, see also DAC, IDAC WDT watchdog timer WOL write once latch, see also NVL WRES watchdog timer reset **XRES** external reset I/O pin **XTAL** crystal

Table 60. Acronyms Used in this Document (continued)

SWD



Document Conventions

Units of Measure

Table 61. Units of Measure

Symbol	Unit of Measure
°C	degrees Celsius
dB	decibel
fF	femto farad
Hz	hertz
KB	1024 bytes
kbps	kilobits per second
Khr	kilohour
kHz	kilohertz
kΩ	kilo ohm
ksps	kilosamples per second
LSB	least significant bit
Mbps	megabits per second
MHz	megahertz
MΩ	mega-ohm
Msps	megasamples per second
μA	microampere
μF	microfarad
μH	microhenry
μs	microsecond
μV	microvolt
μW	microwatt
mA	milliampere
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
nV	nanovolt
Ω	ohm
pF	picofarad
ppm	parts per million
ps	picosecond
S	second
sps	samples per second
sqrtHz	square root of hertz
V	volt