



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M0 |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | I ² C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART |
| Peripherals | Bluetooth, Brown-out Detect/Reset, LCD, LVD, POR, PWM, SmartCard, SmartSense, WDT |
| Number of I/O | 36 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 16K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 5.5V |
| Data Converters | A/D 8x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 56-UFQFN Exposed Pad |
| Supplier Device Package | 56-QFN (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4247lqi-bl463 |

More Information

Cypress provides a wealth of data at <http://www.cypress.com> to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the introduction page for [Bluetooth® Low Energy \(BLE\) Products](#). Following is an abbreviated list for PSoC BLE:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC BLE, PSoC 4 BLE, PSoC 5LP In addition, PSoC Creator includes a device selection tool.
- Application Notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC BLE are:
 - [AN94020](#): Getting Started with PSoC BLE
 - [AN97060](#): PSoC 4 BLE and PSoC BLE - Over-The-Air (OTA) Device Firmware Upgrade (DFU) Guide
 - [AN91184](#): PSoC 4 BLE - Designing BLE Applications
 - [AN91162](#): Creating a BLE Custom Profile
 - [AN91445](#): Antenna Design and RF Layout Guidelines
 - [AN96841](#): Getting Started With EZ-BLE Module

- [AN85951](#): PSoC 4 CapSense Design Guide
- [AN95089](#): PSoC 4/PRoC BLE Crystal Oscillator Selection and Tuning Techniques
- [AN92584](#): Designing for Low Power and Estimating Battery Life for BLE Applications
- Technical Reference Manual (TRM) is in two documents:
 - [Architecture TRM](#) details each PSoC BLE functional block
 - [Registers TRM](#) describes each of the PSoC BLE registers
- Development Kits:
 - [CY8CKIT-042-BLE-A](#) Pioneer Kit, is a flexible, Arduino-compatible, Bluetooth LE development kit for PSoC 4 BLE and PSoC BLE.
 - [CY8CKIT-142](#), PSoC 4 BLE Module, features a PSoC 4 BLE device, two crystals for the antenna matching network, a PCB antenna and other passives, while providing access to all GPIOs of the device.
 - [CY8CKIT-143](#), PSoC 4 BLE 256KB Module, features a PSoC 4 BLE 256KB device, two crystals for the antenna matching network, a PCB antenna and other passives, while providing access to all GPIOs of the device.
 - The [MiniProg3](#) device provides an interface for flash programming and debug.

PSoC Creator

PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the [list of component datasheets](#). With PSoC Creator, you can:

1. Drag and drop component icons to build your hardware system design in the main design workspace
2. Codesign your application firmware with the PSoC hardware, using the PSoC Creator IDE C compiler
3. Configure components using the configuration tools
4. Explore the library of 100+ components
5. Review component datasheets

Figure 1. Multiple-Sensor Example Project in PSoC Creator Contents





Figure 2. Block Diagram


The PSoC 4200_BLE devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The Arm SWD interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debugging.

The PSoC Creator IDE provides fully integrated programming and debugging support for the PSoC 4200_BLE devices. The SWD interface is fully compatible with industry-standard third-party tools. With the ability to disable debug features, very robust flash protection, and allowing customer-proprietary functionality to be implemented in on-chip programmable blocks, the PSoC 4200_BLE family provides a level of security not possible with multi-chip application solutions or with microcontrollers.

Debug circuits are enabled by default and can only be disabled in firmware. If not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with the new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. Because all programming, debug, and test interfaces are disabled when maximum device security is enabled, PSoC 4200_BLE with device security enabled may not be returned for failure analysis. This is a trade-off the PSoC 4200_BLE allows the customer to make.

Functional Definition

CPU and Memory Subsystem

CPU

The Cortex-M0 CPU in PSoC 4200_BLE is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. It mostly uses 16-bit instructions and executes a subset of the Thumb-2 instruction set. This enables fully compatible binary upward migration of the code to higher-performance processors such as Cortex-M3 and M4. The Cypress implementation includes a hardware multiplier that provides a 32-bit result in one cycle. It includes a nested vectored interrupt controller (NVIC) block with 32 interrupt inputs and a wakeup interrupt controller (WIC). The WIC can wake the processor up from the Deep Sleep mode, allowing power to the main processor to be switched off when the chip is in the Deep Sleep mode. The Cortex-M0 CPU provides a nonmaskable interrupt (NMI) input, which is made available to the user when it is not in use for system functions requested by the user.

The CPU also includes an SWD interface, which is a 2-wire form of JTAG; the debug configuration used for PSoC 4200_BLE has four break-point (address) comparators and two watchpoint (data) comparators.

Flash

The PSoC 4200_BLE device has a flash module with 256 KB of flash memory, tightly coupled to the CPU to improve average access times from the flash block. The flash block is designed to deliver 2 wait-state (WS) access time at 48 MHz and with 1-WS access time at 24 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average. Part of the flash module can be used to emulate EEPROM operation if required. Maximum erase and program time is 20 ms per row (256 bytes). This also applies to the emulated EEPROM.

SRAM

SRAM memory is retained during Hibernate.

SROM

The 8-KB supervisory ROM contains a library of executable functions for flash programming. These functions are accessed through supervisory calls (SVC) and enable in-system programming of the flash memory.

DMA

A DMA engine, with eight channels, is provided that can do 32-bit transfers and has chainable ping-pong descriptors.

System Resources

Power System

The power system is described in detail in the section [Power on page 16](#). It provides an assurance that the voltage levels are as required for the respective modes, and can either delay the mode entry (on power-on reset (POR), for example) until voltage levels are as required or generate resets (brownout detect (BOD)) or interrupts when the power supply reaches a particular programmable level between 1.8 and 4.5 V (low voltage detect (LVD)).

PSoC 4200_BLE operates with a single external supply (1.71 to 5.5 V without radio, and 1.9 V to 5.5 V with radio). The device has five different power modes; transitions between these modes are managed by the power system. PSoC 4200_BLE provides Sleep, Deep Sleep, Hibernate, and Stop low-power modes. Refer to the *Technical Reference Manual* for more details.

Clock System

The PSoC 4200_BLE clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that no metastable conditions occur.

The clock system for PSoC 4200_BLE consists of the internal main oscillator (IMO), the internal low-speed oscillator (ILO), the 24-MHz external crystal oscillator (ECO) and the 32-kHz watch crystal oscillator (WCO). In addition, an external clock may be supplied from a pin.

IMO Clock Source

The IMO is the primary source of internal clocking in PSoC 4200_BLE. It is trimmed during testing to achieve the specified accuracy. Trim values are stored in nonvolatile latches (NVL). Additional trim settings from flash can be used to compensate for changes. The IMO default frequency is 24 MHz and it can be adjusted between 3 to 48 MHz in steps of 1 MHz. The IMO tolerance with Cypress-provided calibration settings is $\pm 2\%$.

ILO Clock Source

The ILO is a very low-power oscillator, which is primarily used to generate clocks for the peripheral operation in the Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

External Crystal Oscillator (ECO)


The ECO is used as the active clock for the BLE subsystem to meet the ± 50 -ppm clock accuracy of the Bluetooth 4.2 Specification. PSoC 4200_BLE includes a tunable load capacitor to tune the crystal clock frequency by measuring the actual clock frequency. The high-accuracy ECO clock can also be used as a system clock.

Watch Crystal Oscillator (WCO)

The WCO is used as the sleep clock for the BLE subsystem to meet the ± 500 -ppm clock accuracy for the Bluetooth 4.2 Specification. The sleep clock provides an accurate sleep timing and enables wakeup at the specified advertisement and connection intervals. The WCO output can be used to realize the real-time clock (RTC) function in firmware.

Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO or from the WCO; this allows the watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the timeout occurs. The watchdog reset is recorded in the Reset Cause register. With the WCO and firmware, an accurate real-time clock (within the bounds of the 32-kHz crystal accuracy) can be realized.

Figure 3. PSoC 4200_BLE MCU Clocking Architecture


The HFCLK signal can be divided down (see [Figure 3](#)) to generate synchronous clocks for the UDBs, and the analog and digital peripherals. There are a total of 12 clock dividers for PSoC 4200_BLE: ten with 16-bit divide capability and two with 16.5-bit divide capability. This allows the generation of 16 divided clock signals, which can be used by peripheral blocks. The analog clock leads the digital clocks to allow analog events to occur before the digital clock-related noise is generated. The 16-bit and 16.5-bit dividers allow a lot of flexibility in generating fine-grained frequency values and are fully supported in PSoC Creator.

Reset

PSoC 4200_BLE device can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through resets and allows the software to determine the cause of the reset. An XRES pin is reserved for an external reset to avoid complications with the configuration and multiple pin functions during power-on or reconfiguration. The XRES pin has an internal pull-up resistor that is always enabled.

Voltage Reference

The PSoC 4200_BLE reference system generates all internally required references. A one-percent voltage reference spec is provided for the 12-bit ADC. To allow better signal-to-noise ratios (SNR) and better absolute accuracy, it is possible to bypass the internal reference using a GPIO pin or use an external reference for the SAR. Refer to [Table 19, "SAR ADC AC Specifications,"](#) on page 26 for details.

BLE Radio and Subsystem

PSoC 4200_BLE incorporates a Bluetooth Smart subsystem that contains the Physical Layer (PHY) and Link Layer (LL) engines with an embedded AES-128 security engine. The physical layer consists of the digital PHY and the RF transceiver that transmits and receives GFSK packets at 1 Mbps over a 2.4-GHz ISM band, which is compliant with Bluetooth Smart Bluetooth Specification 4.2. The baseband controller is a composite hardware and firmware implementation that supports both master and slave modes. Key protocol elements, such as HCI and link control, are implemented in firmware. Time-critical functional blocks, such as encryption, CRC, data whitening, and access code correlation, are implemented in hardware (in the LL engine).

The RF transceiver contains an integrated balun, which provides a single-ended RF port pin to drive a 50-Ω antenna via a matching/filtering network. In the receive direction, this block converts the RF signal from the antenna to a digital bit stream after performing GFSK demodulation. In the transmit direction, this block performs GFSK modulation and then converts a digital baseband signal to a radio frequency before transmitting it to air through the antenna.

The Bluetooth Smart Radio and Subsystem (BLESS) requires a 1.9-V minimum supply (the range varies from 1.9 V to 5.5 V).

Key features of BLESS are as follows:


- Master and slave single-mode protocol stack with logical link control and adaptation protocol (L2CAP), attribute (ATT), and security manager (SM) protocols
- API access to generic attribute profile (GATT), generic access profile (GAP), and L2CAP
- L2CAP connection-oriented channel
- GAP features
 - Broadcaster, Observer, Peripheral, and Central roles
 - Security mode 1: Level 1, 2, 3, and 4
 - Security mode 2: Level 1 and 2
 - User-defined advertising data
 - Multiple bond support
- GATT features
 - GATT client and server
 - Supports GATT sub-procedures
 - 32-bit universally unique identifier (UUID)
- Security Manager (SM)
 - Pairing methods: Just works, Passkey Entry, Out of Band and Numeric Comparison
 - Authenticated man-in-the-middle (MITM) protection and data signing
 - LE Secure Connections (Bluetooth 4.2 feature)
- Link Layer (LL)
 - Master and Slave roles
 - 128-bit AES engine
 - Encryption
 - Low-duty cycle advertising
 - LE Ping
 - LE Data Packet Length Extension (Bluetooth 4.2 feature)
 - Link Layer Privacy (with extended scanning filter policy, Bluetooth 4.2 feature)
- Supports all SIG-adopted BLE profiles

Programmable Digital

Universal Digital Blocks (UDBs) and Port Interfaces

The PSoC 4XX8 BLE 4.2 has four UDBs; the UDB array also provides a switched Digital System Interconnect (DSI) fabric that allows signals from peripherals and ports to be routed to and through the UDBs for communication and control.


Figure 5. UDB Array



UDBs can be clocked from a clock-divider block, from a port interface (required for peripherals such as SPI), and from the DSI network directly or after synchronization.

A port interface is defined, which acts as a register that can be clocked with the same source as the PLDs inside the UDB array. This allows a faster operation because the inputs and outputs can be registered at the port interface close to the I/O pins and at the edge of the array. The port interface registers can be clocked by one of the I/Os from the same port. This allows interfaces such as SPI to operate at higher clock speeds by eliminating the delay for the port input to be routed over DSI and used to register other inputs (see Figure 6).

Figure 6. Port Interface



UDBs can generate interrupts (one UDB at a time) to the interrupt controller. UDBs retain the ability to connect to any pin on the chip through the DSI.

Pinouts

Table 1 shows the pin list for the PSoC 4200_BLE device. Port 3 consists of the high-speed analog inputs for the SAR mux. All pins support CSD CapSense and analog mux bus connections.

Table 1. PSoC 4200_BLE Pin List (QFN Package)

| Pin | Name | Type | Description |
|-----|--------------|---------|--|
| 1 | VDDD | POWER | 1.71-V to 5.5-V digital supply |
| 2 | XTAL32O/P6.0 | CLOCK | 32.768-kHz crystal |
| 3 | XTAL32I/P6.1 | CLOCK | 32.768-kHz crystal or external clock input |
| 4 | XRES | RESET | Reset, active LOW |
| 5 | P4.0 | GPIO | Port 4 Pin 0, lcd, csd |
| 6 | P4.1 | GPIO | Port 4 Pin 1, lcd, csd |
| 7 | P5.0 | GPIO | Port 5 Pin 0, lcd, csd |
| 8 | P5.1 | GPIO | Port 5 Pin 1, lcd, csd |
| 9 | VSSD | GROUND | Digital ground |
| 10 | VDDR | POWER | 1.9-V to 5.5-V radio supply |
| 11 | GANT1 | GROUND | Antenna shielding ground |
| 12 | ANT | ANTENNA | Antenna pin |
| 13 | GANT2 | GROUND | Antenna shielding ground |
| 14 | VDDR | POWER | 1.9-V to 5.5-V radio supply |
| 15 | VDDR | POWER | 1.9-V to 5.5-V radio supply |
| 16 | XTAL24I | CLOCK | 24-MHz crystal or external clock input |
| 17 | XTAL24O | CLOCK | 24-MHz crystal |
| 18 | VDDR | POWER | 1.9-V to 5.5-V radio supply |
| 19 | P0.0 | GPIO | Port 0 Pin 0, lcd, csd |
| 20 | P0.1 | GPIO | Port 0 Pin 1, lcd, csd |
| 21 | P0.2 | GPIO | Port 0 Pin 2, lcd, csd |
| 22 | P0.3 | GPIO | Port 0 Pin 3, lcd, csd |
| 23 | VDDD | POWER | 1.71-V to 5.5-V digital supply |
| 24 | P0.4 | GPIO | Port 0 Pin 4, lcd, csd |
| 25 | P0.5 | GPIO | Port 0 Pin 5, lcd, csd |
| 26 | P0.6 | GPIO | Port 0 Pin 6, lcd, csd |
| 27 | P0.7 | GPIO | Port 0 Pin 7, lcd, csd |
| 28 | P1.0 | GPIO | Port 1 Pin 0, lcd, csd |
| 29 | P1.1 | GPIO | Port 1 Pin 1, lcd, csd |
| 30 | P1.2 | GPIO | Port 1 Pin 2, lcd, csd |
| 31 | P1.3 | GPIO | Port 1 Pin 3, lcd, csd |
| 32 | P1.4 | GPIO | Port 1 Pin 4, lcd, csd |
| 33 | P1.5 | GPIO | Port 1 Pin 5, lcd, csd |
| 34 | P1.6 | GPIO | Port 1 Pin 6, lcd, csd |
| 35 | P1.7 | GPIO | Port 1 Pin 7, lcd, csd |
| 36 | VDDA | POWER | 1.71-V to 5.5-V analog supply |
| 37 | P2.0 | GPIO | Port 2 Pin 0, lcd, csd |
| 38 | P2.1 | GPIO | Port 2 Pin 1, lcd, csd |
| 39 | P2.2 | GPIO | Port 2 Pin 2, lcd, csd |

Table 2. PSoC 4200_BLE Pin List (WLCSP Package) (continued)

| Pin | Name | Type | Description |
|-----|------------|---------|--|
| G6 | VSSR | GROUND | Radio ground |
| G7 | VSSR | GROUND | Radio ground |
| G8 | GANT | GROUND | Antenna shielding ground |
| G9 | VSSR | GROUND | Radio ground |
| H1 | NC | NC | Do not connect |
| H2 | P0.5 | GPIO | Port 0 Pin 5, analog/digital/lcd/csd |
| H3 | P0.1 | GPIO | Port 0 Pin 1, analog/digital/lcd/csd |
| H4 | XTAL24O | CLOCK | 24-MHz crystal |
| H5 | XTAL24I | CLOCK | 24-MHz crystal or external clock input |
| H6 | VSSR | GROUND | Radio ground |
| H7 | VSSR | GROUND | Radio ground |
| H8 | ANT | ANTENNA | Antenna pin |
| J1 | NC | NC | Do not connect |
| J2 | P0.4 | GPIO | Port 0 Pin 4, analog/digital/lcd/csd |
| J3 | P0.0 | GPIO | Port 0 Pin 0, analog/digital/lcd/csd |
| J4 | VDDR | POWER | 1.9-V to 5.5-V radio supply |
| J7 | VDDR | POWER | 1.9-V to 5.5-V radio supply |
| J8 | NO CONNECT | — | — |

High-speed I/O matrix (HSIOM) is a group of high-speed switches that routes GPIOs to the resources inside the device. These resources include CapSense, TCPWMs, I²C, SPI, UART, and LCD. HSIOM_PORT_SELx are 32-bit-wide registers that control the routing of GPIOs. Each register controls one port; four dedicated bits are assigned to each GPIO in the port. This provides up to 16 different options for GPIO routing as shown in [Table 3](#).

Table 3. HSIOM Port Settings


| Value | Description |
|-------|---|
| 0 | Firmware-controlled GPIO |
| 1 | Output is firmware-controlled, but Output Enable (OE) is controlled from DSI. |
| 2 | Both output and OE are controlled from DSI. |
| 3 | Output is controlled from DSI, but OE is firmware-controlled. |
| 4 | Pin is a CSD sense pin |
| 5 | Pin is a CSD shield pin |
| 6 | Pin is connected to AMUXA |
| 7 | Pin is connected to AMUXB |
| 8 | Pin-specific Active function #0 |
| 9 | Pin-specific Active function #1 |
| 10 | Pin-specific Active function #2 |

Table 3. HSIOM Port Settings (continued)

| Value | Description |
|-------|-------------------------------------|
| 11 | Reserved |
| 12 | Pin is an LCD common pin |
| 13 | Pin is an LCD segment pin |
| 14 | Pin-specific Deep-Sleep function #0 |
| 15 | Pin-specific Deep-Sleep function #1 |

The possible pin connections are shown for all analog and digital peripherals (except the radio, LCD, and CSD blocks, which were shown in Table 1). A typical system application connection diagram is shown in Figure 7.

Figure 7. System Application Connection Diagram



Power

The PSoc 4200_BLE device can be supplied from batteries with a voltage range of 1.9 V to 5.5 V by directly connecting to the digital supply (VDDD), analog supply (VDDA), and radio supply (VDDR) pins. Internal LDOs in the device regulate the supply voltage to the required levels for different blocks. The device has one regulator for the digital circuitry and separate regulators for radio circuitry for noise isolation. Analog circuits run directly from the analog supply (VDDA) input. The device uses separate regulators for Deep Sleep and Hibernate (lowered power supply and retention) modes to minimize the power consumption. The radio stops working below 1.9 V, but the device continues to function down to 1.71 V without RF.

Bypass capacitors must be used from VDDx (x = A, D, or R) to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- μ F range in parallel with a smaller capacitor (for example, 0.1 μ F). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

| Power Supply | Bypass Capacitors |
|-----------------|--|
| VDDD | The internal bandgap may be bypassed with a 1- μ F to 10- μ F. |
| VDDA | 0.1- μ F ceramic at each pin plus bulk capacitor 1- μ F to 10- μ F. |
| VDDR | 0.1- μ F ceramic at each pin plus bulk capacitor 1- μ F to 10- μ F. |
| VCCD | 1.3- μ F ceramic capacitor at the VCCD pin. |
| VREF (optional) | The internal bandgap may be bypassed with a 1- μ F to 10- μ F capacitor. |

Table 6. DC Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|--|-------------------|-----------------------------------|-----|------|-----|-------|---|
| SID19 | I _{DD9} | Execute from flash; CPU at 24 MHz | – | 7.1 | – | mA | T = 25 °C, V _{DD} = 3.3 V |
| SID20 | I _{DD10} | Execute from flash; CPU at 24 MHz | – | – | – | mA | T = –40 °C to 85 °C |
| SID21 | I _{DD11} | Execute from flash; CPU at 48 MHz | – | 13.4 | – | mA | T = 25 °C, V _{DD} = 3.3 V |
| SID22 | I _{DD12} | Execute from flash; CPU at 48 MHz | – | – | – | mA | T = –40 °C to 85 °C |
| Sleep Mode, V_{DD} = 1.8 to 5.5 V | | | | | | | |
| SID23 | I _{DD13} | IMO on | – | – | – | mA | T = 25 °C, V _{DD} = 3.3 V, SYSCCLK = 3 MHz |
| Sleep Mode, V_{DD} and V_{DDR} = 1.9 to 5.5 V | | | | | | | |
| SID24 | I _{DD14} | ECO on | – | – | – | mA | T = 25 °C, V _{DD} = 3.3 V, SYSCCLK = 3 MHz |
| Deep Sleep Mode, V_{DD} = 1.8 to 3.6 V | | | | | | | |
| SID25 | I _{DD15} | WDT with WCO on | – | 1.5 | – | μA | T = 25 °C, V _{DD} = 3.3 V |
| SID26 | I _{DD16} | WDT with WCO on | – | – | – | μA | T = –40 °C to 85 °C |
| Deep Sleep Mode, V_{DD} = 3.6 to 5.5 V | | | | | | | |
| SID27 | I _{DD17} | WDT with WCO on | – | – | – | μA | T = 25 °C, V _{DD} = 5 V |
| SID28 | I _{DD18} | WDT with WCO on | – | – | – | μA | T = –40 °C to 85 °C |
| Deep Sleep Mode, V_{DD} = 1.71 to 1.89 V (Regulator Bypassed) | | | | | | | |
| SID29 | I _{DD19} | WDT with WCO on | – | – | – | μA | T = 25 °C |
| SID30 | I _{DD20} | WDT with WCO on | – | – | – | μA | T = –40 °C to 85 °C |
| Deep Sleep Mode, V_{DD} = 1.8 to 3.6 V | | | | | | | |
| SID31 | I _{DD21} | Opamp on | – | – | – | μA | T = 25 °C, V _{DD} = 3.3 V |
| SID32 | I _{DD22} | Opamp on | – | – | – | μA | T = –40 °C to 85 °C |
| Deep Sleep Mode, V_{DD} = 3.6 to 5.5 V | | | | | | | |
| SID33 | I _{DD23} | Opamp on | – | – | – | μA | T = 25 °C, V _{DD} = 5 V |
| SID34 | I _{DD24} | Opamp on | – | – | – | μA | T = –40 °C to 85 °C |
| Deep Sleep Mode, V_{DD} = 1.71 to 1.89 V (Regulator Bypassed) | | | | | | | |
| SID35 | I _{DD25} | Opamp on | – | – | – | μA | T = 25 °C |
| SID36 | I _{DD26} | Opamp on | – | – | – | μA | T = –40 °C to 85 °C |
| Hibernate Mode, V_{DD} = 1.8 to 3.6 V | | | | | | | |
| SID37 | I _{DD27} | GPIO and reset active | – | 150 | – | nA | T = 25 °C, V _{DD} = 3.3V |
| SID38 | I _{DD28} | GPIO and reset active | – | – | – | nA | T = –40 °C to 85 °C |
| Hibernate Mode, V_{DD} = 3.6 to 5.5 V | | | | | | | |
| SID39 | I _{DD29} | GPIO and reset active | – | – | – | nA | T = 25 °C, V _{DD} = 5 V |
| SID40 | I _{DD30} | GPIO and reset active | – | – | – | nA | T = –40 °C to 85 °C |
| Hibernate Mode, V_{DD} = 1.71 to 1.89 V (Regulator Bypassed) | | | | | | | |

Table 6. DC Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|--|-------------------|---------------------------------------|-----|-----|-----|-------|---|
| SID41 | I _{DD31} | GPIO and reset active | – | – | – | nA | T = 25 °C |
| SID42 | I _{DD32} | GPIO and reset active | – | – | – | nA | T = –40 °C to 85 °C |
| Stop Mode, V_{DD} = 1.8 to 3.6 V | | | | | | | |
| SID43 | I _{DD33} | Stop mode current (V _{DD}) | – | 20 | – | nA | T = 25 °C, V _{DD} = 3.3 V |
| SID44 | I _{DD34} | Stop mode current (V _{DDR}) | – | 40 | – | nA | T = 25 °C, V _{DDR} = 3.3 V |
| SID45 | I _{DD35} | Stop mode current (V _{DD}) | – | – | – | nA | T = –40 °C to 85 °C |
| SID46 | I _{DD36} | Stop mode current (V _{DDR}) | – | – | – | nA | T = –40 °C to 85 °C, V _{DDR} = 1.9 V to 3.6 V |
| Stop Mode, V_{DD} = 3.6 to 5.5 V | | | | | | | |
| SID47 | I _{DD37} | Stop mode current (V _{DD}) | – | – | – | nA | T = 25 °C, V _{DD} = 5 V |
| SID48 | I _{DD38} | Stop mode current (V _{DDR}) | – | – | – | nA | T = 25 °C, V _{DDR} = 5 V |
| SID49 | I _{DD39} | Stop mode current (V _{DD}) | – | – | – | nA | T = –40 °C to 85 °C |
| SID50 | I _{DD40} | Stop mode current (V _{DDR}) | – | – | – | nA | T = –40 °C to 85 °C |
| Stop Mode, V_{DD} = 1.71 to 1.89 V (Regulator Bypassed) | | | | | | | |
| SID51 | I _{DD41} | Stop mode current (V _{DD}) | – | – | – | nA | T = 25 °C |
| SID52 | I _{DD42} | Stop mode current (V _{DD}) | – | – | – | nA | T = –40 °C to 85 °C |

Table 7. AC Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------|------------------------|-----------------------------|-----|-----|-----|-------|---|
| SID53 | F _{CPU} | CPU frequency | DC | – | 48 | MHz | 1.71 V ≤ V _{DD} ≤ 5.5 V |
| SID54 | T _{SLEEP} | Wakeup from Sleep mode | – | 0 | – | μs | Guaranteed by characterization |
| SID55 | T _{DEEPSLEEP} | Wakeup from Deep Sleep mode | – | – | 25 | μs | 24-MHz IMO. Guaranteed by characterization. |
| SID56 | T _{HIBERNATE} | Wakeup from Hibernate mode | – | – | 0.7 | ms | Guaranteed by characterization |
| SID57 | T _{STOP} | Wakeup from Stop mode | – | – | 2.2 | ms | Guaranteed by characterization |

GPIO
Table 8. GPIO DC Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------|-----------------|---|----------------------|-----|---------------------|------------|--|
| SID58 | V_{IH} | Input voltage HIGH threshold | $0.7 \times V_{DD}$ | – | – | V | CMOS input |
| SID59 | V_{IL} | Input voltage LOW threshold | – | – | $0.3 \times V_{DD}$ | V | CMOS input |
| SID60 | V_{IH} | LVTTL input, $V_{DD} < 2.7$ V | $0.7 \times V_{DD}$ | – | – | V | – |
| SID61 | V_{IL} | LVTTL input, $V_{DD} < 2.7$ V | – | – | $0.3 \times V_{DD}$ | V | – |
| SID62 | V_{IH} | LVTTL input, $V_{DD} \geq 2.7$ V | 2.0 | – | – | V | – |
| SID63 | V_{IL} | LVTTL input, $V_{DD} \geq 2.7$ V | – | – | 0.8 | V | – |
| SID64 | V_{OH} | Output voltage HIGH level | $V_{DD} - 0.6$ | – | – | V | $I_{OH} = 4\text{-mA}$ at 3.3-V V_{DD} |
| SID65 | V_{OH} | Output voltage HIGH level | $V_{DD} - 0.5$ | – | – | V | $I_{OH} = 1\text{-mA}$ at 1.8-V V_{DD} |
| SID66 | V_{OL} | Output voltage LOW level | – | – | 0.6 | V | $I_{OL} = 8\text{-mA}$ at 3.3-V V_{DD} |
| SID67 | V_{OL} | Output voltage LOW level | – | – | 0.6 | V | $I_{OL} = 4\text{-mA}$ at 1.8-V V_{DD} |
| SID68 | V_{OL} | Output voltage LOW level | – | – | 0.4 | V | $I_{OL} = 3\text{-mA}$ at 3.3-V V_{DD} |
| SID69 | R_{pullup} | Pull-up resistor | 3.5 | 5.6 | 8.5 | k Ω | – |
| SID70 | $R_{pulldown}$ | Pull-down resistor | 3.5 | 5.6 | 8.5 | k Ω | – |
| SID71 | I_{IL} | Input leakage current (absolute value) | – | – | 2 | nA | 25 °C, $V_{DD} = 3.3$ V |
| SID72 | I_{IL_CTBM} | Input leakage on CTBM input pins | – | – | 4 | nA | – |
| SID73 | C_{IN} | Input capacitance | – | – | 7 | pF | – |
| SID74 | V_{hysttl} | Input hysteresis LVTTL | 25 | 40 | – | mV | $V_{DD} > 2.7$ V |
| SID75 | $V_{hyscmos}$ | Input hysteresis CMOS | $0.05 \times V_{DD}$ | – | – | mV | – |
| SID76 | I_{diode} | Current through protection diode to V_{DD}/V_{SS} | – | – | 100 | μ A | – |
| SID77 | I_{TOT_GPIO} | Maximum total source or sink chip current | – | – | 200 | mA | – |

Table 9. GPIO AC Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------|-------------|--|-----|-----|-----|-------|--|
| SID78 | T_{RISEF} | Rise time in Fast-Strong mode | 2 | – | 12 | ns | 3.3-V V_{DD} , $C_{LOAD} = 25\text{-pF}$ |
| SID79 | T_{FALLF} | Fall time in Fast-Strong mode | 2 | – | 12 | ns | 3.3-V V_{DD} , $C_{LOAD} = 25\text{-pF}$ |
| SID80 | T_{RISES} | Rise time in Slow-Strong mode | 10 | – | 60 | – | 3.3-V V_{DD} , $C_{LOAD} = 25\text{-pF}$ |
| SID81 | T_{FALLS} | Fall time in Slow-Strong mode | 10 | – | 60 | – | 3.3-V V_{DD} , $C_{LOAD} = 25\text{-pF}$ |
| SID82 | F_{GPIO1} | GPIO Fout; $3.3\text{ V} \leq V_{DD} \leq 5.5\text{ V}$. Fast-Strong mode | – | – | 33 | MHz | 90/10%, 25-pF load, 60/40 duty cycle |

Note

2. V_{IH} must not exceed $V_{DD} + 0.2$ V.

Table 13. XRES AC Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|----------|-------------------------|-------------------|-----|-----|-----|-------|--------------------|
| SID93 | T _{RESETWIDTH} | Reset pulse width | 1 | – | – | μs | – |

Analog Peripherals

Opamp

Table 14. Opamp Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|--|--------------------------|--|-------|------|------------------------|---------|-------------------------|
| I_{DD} (Opamp Block Current. V_{DD} = 1.8 V. No Load) | | | | | | | |
| SID94 | I _{DD_HI} | Power = high | – | 1000 | 1850 | μA | – |
| SID95 | I _{DD_MED} | Power = medium | – | 500 | 950 | μA | – |
| SID96 | I _{DD_LOW} | Power = low | – | 250 | 350 | μA | – |
| GBW (Load = 20 pF, 0.1 mA. V_{DDA} = 2.7 V) | | | | | | | |
| SID97 | GBW_HI | Power = high | 6 | – | – | MHz | – |
| SID98 | GBW_MED | Power = medium | 4 | – | – | MHz | – |
| SID99 | GBW_LO | Power = low | – | 1 | – | MHz | – |
| I_{OUT_MAX} (V_{DDA} ≥ 2.7 V, 500 mV From Rail) | | | | | | | |
| SID100 | I _{OUT_MAX_HI} | Power = high | 10 | – | – | mA | – |
| SID101 | I _{OUT_MAX_MID} | Power = medium | 10 | – | – | mA | – |
| SID102 | I _{OUT_MAX_LO} | Power = low | – | 5 | – | mA | – |
| I_{OUT} (V_{DDA} = 1.71 V, 500 mV From Rail) | | | | | | | |
| SID103 | I _{OUT_MAX_HI} | Power = high | 4 | – | – | mA | – |
| SID104 | I _{OUT_MAX_MID} | Power = medium | 4 | – | – | mA | – |
| SID105 | I _{OUT_MAX_LO} | Power = low | – | 2 | – | mA | – |
| SID106 | V _{IN} | Charge pump on, V _{DDA} ≥ 2.7 V | –0.05 | – | V _{DDA} – 0.2 | V | – |
| SID107 | V _{CM} | Charge pump on, V _{DDA} ≥ 2.7 V | –0.05 | – | V _{DDA} – 0.2 | V | – |
| V_{OUT} (V_{DDA} ≥ 2.7 V) | | | | | | | |
| SID108 | V _{OUT_1} | Power = high, I _{LOAD} =10 mA | 0.5 | – | V _{DDA} – 0.5 | V | – |
| SID109 | V _{OUT_2} | Power = high, I _{LOAD} =1 mA | 0.2 | – | V _{DDA} – 0.2 | V | – |
| SID110 | V _{OUT_3} | Power = medium, I _{LOAD} =1 mA | 0.2 | – | V _{DDA} – 0.2 | V | – |
| SID111 | V _{OUT_4} | Power = low, I _{LOAD} =0.1 mA | 0.2 | – | V _{DDA} – 0.2 | V | – |
| SID112 | V _{OS_TR} | Offset voltage, trimmed | 1 | ±0.5 | 1 | mV | High mode |
| SID113 | V _{OS_TR} | Offset voltage, trimmed | – | ±1 | – | mV | Medium mode |
| SID114 | V _{OS_TR} | Offset voltage, trimmed | – | ±2 | – | mV | Low mode |
| SID115 | V _{OS_DR_TR} | Offset voltage drift, trimmed | –10 | ±3 | 10 | μV/C | High mode |
| SID116 | V _{OS_DR_TR} | Offset voltage drift, trimmed | – | ±10 | – | μV/C | Medium mode |
| SID117 | V _{OS_DR_TR} | Offset voltage drift, trimmed | – | ±10 | – | μV/C | Low mode |
| SID118 | CMRR | DC | 70 | 80 | – | dB | V _{DD} = 3.6-V |
| SID119 | PSRR | At 1 kHz, 100-mV ripple | 70 | 85 | – | dB | V _{DD} = 3.6-V |
| Noise | | | | | | | |
| SID120 | V _{N1} | Input referred, 1 Hz–1 GHz, power = high | – | 94 | – | μVrms | – |
| SID121 | V _{N2} | Input referred, 1-kHz, power = high | – | 72 | – | nV/rtHz | – |

Table 14. Opamp Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|---|-----------------------|---|-----|------|----------------------|---------|------------------------|
| SID122 | V _{N3} | Input referred, 10-kHz, power = high | – | 28 | – | nV/rtHz | – |
| SID123 | V _{N4} | Input referred, 100-kHz, power = high | – | 15 | – | nV/rtHz | – |
| SID124 | C _{LOAD} | Stable up to maximum load. Performance specs at 50 pF | – | – | 125 | pF | – |
| SID125 | Slew_rate | Cload = 50 pF, Power = High, V _{DDA} ≥ 2.7 V | 6 | – | – | V/μsec | – |
| SID126 | T _{op_wake} | From disable to enable, no external RC dominating | – | 300 | – | μsec | – |
| Comp_mode (Comparator Mode; 50-mV Drive, T_{RISE} = T_{FALL} (Approx.)) | | | | | | | |
| SID127 | T _{PD1} | Response time; power = high | – | 150 | – | nsec | – |
| SID128 | T _{PD2} | Response time; power = medium | – | 400 | – | nsec | – |
| SID129 | T _{PD3} | Response time; power = low | – | 2000 | – | nsec | – |
| SID130 | V _{hyst_op} | Hysteresis | – | 10 | – | mV | – |
| Deep Sleep (Deep Sleep mode operation is only guaranteed for V_{DDA} > 2.5 V) | | | | | | | |
| SID131 | GBW_DS | Gain bandwidth product | – | 50 | – | kHz | – |
| SID132 | IDD_DS | Current | – | 15 | – | μA | – |
| SID133 | V _{os_DS} | Offset voltage | – | 5 | – | mV | – |
| SID134 | V _{os_dr_DS} | Offset voltage drift | – | 20 | – | μV/°C | – |
| SID135 | V _{out_DS} | Output voltage | 0.2 | – | V _{DD} –0.2 | V | – |
| SID136 | V _{cm_DS} | Common mode voltage | 0.2 | – | V _{DD} –1.8 | V | – |

Table 15. Comparator DC Specifications^[3]

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------|----------------------|---|-----|-----|------------------------|-------|---|
| SID140 | V _{OFFSET1} | Input offset voltage, Factory trim | – | – | ±10 | mV | – |
| SID141 | V _{OFFSET2} | Input offset voltage, Custom trim | – | – | ±6 | mV | – |
| SID141A | V _{OFFSET3} | Input offset voltage, ultra-low-power mode | – | ±12 | – | mV | V _{DDD} ≥ 2.6 V for Temp < 0 °C, V _{DDD} ≥ 1.8 V for Temp > 0 °C |
| SID142 | V _{HYST} | Hysteresis when enabled. Common Mode voltage range from 0 to V _{DD} –1 | – | 10 | 35 | mV | – |
| SID143 | V _{ICM1} | Input common mode voltage in normal mode | 0 | – | V _{DDD} –0.1 | V | Modes 1 and 2 |
| SID144 | V _{ICM2} | Input common mode voltage in low power mode | 0 | – | V _{DDD} | V | – |
| SID145 | V _{ICM3} | Input common mode voltage in ultra low power mode | 0 | – | V _{DDD} –1.15 | V | V _{DDD} ≥ 2.6 V for Temp < 0 °C, V _{DDD} ≥ 1.8 V for Temp > 0 °C |
| SID146 | CMRR | Common mode rejection ratio | 50 | – | – | dB | V _{DDD} ≥ 2.7 V |
| SID147 | CMRR | Common mode rejection ratio | 42 | – | – | dB | V _{DDD} ≤ 2.7 V |
| SID148 | I _{CMP1} | Block current, normal mode | – | – | 400 | μA | – |
| SID149 | I _{CMP2} | Block current, low power mode | – | – | 100 | μA | – |

Note

3. ULP LCOMP operating conditions:
 - V_{DDD} 2.6 V-5.5 V for datasheet temp range < 0 °C
 - V_{DDD} 1.8 V-5.5 V for datasheet temp range ≥ 0 °C

Table 19. SAR ADC AC Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------|------------|--|------|-----|----------|-------|----------------------------------|
| SID167 | A_psr | Power supply rejection ratio | 70 | – | – | dB | Measured at 1-V reference |
| SID168 | A_cmrr | Common mode rejection ratio | 66 | – | – | dB | – |
| SID169 | A_samp | Sample rate | – | – | 1 | Msp | |
| SID313 | Fsarintref | SAR operating speed without external ref. bypass | – | – | 100 | Ksp | 12-bit resolution |
| SID170 | A_snr | Signal-to-noise ratio (SNR) | 65 | – | – | dB | Fin = 10 kHz |
| SID171 | A_bw | Input bandwidth without aliasing | – | – | A_samp/2 | kHz | – |
| SID172 | A_inl | Integral non linearity. V _{DD} = 1.71 to 5.5 V, 1 Msp | –1.7 | – | 2 | LSB | Vref = 1 V to V _{DD} |
| SID173 | A_INL | Integral non linearity. V _{DD} = 1.71 to 3.6 V, 1 Msp | –1.5 | – | 1.7 | LSB | Vref = 1.71 V to V _{DD} |
| SID174 | A_INL | Integral non linearity. V _{DD} = 1.71 to 5.5 V, 500 Ksp | –1.5 | – | 1.7 | LSB | Vref = 1 V to V _{DD} |
| SID175 | A_dnl | Differential non linearity. V _{DD} = 1.71 to 5.5 V, 1 Msp | –1 | – | 2.2 | LSB | Vref = 1 V to V _{DD} |
| SID176 | A_DNL | Differential non linearity. V _{DD} = 1.71 to 3.6 V, 1 Msp | –1 | – | 2 | LSB | Vref = 1.71 V to V _{DD} |
| SID177 | A_DNL | Differential non linearity. V _{DD} = 1.71 to 5.5 V, 500 Ksp | –1 | – | 2.2 | LSB | Vref = 1 V to V _{DD} |
| SID178 | A_thd | Total harmonic distortion | – | – | –65 | dB | Fin = 10 kHz |

CSD
Table 20. CSD Block Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------|------------------------|--|------|-----|-----|-------|---|
| SID179 | V _{CSD} | Voltage range of operation | 1.71 | – | 5.5 | V | – |
| SID180 | IDAC1 | DNL for 8-bit resolution | –1 | – | 1 | LSB | – |
| SID181 | IDAC1 | INL for 8-bit resolution | –3 | – | 3 | LSB | – |
| SID182 | IDAC2 | DNL for 7-bit resolution | –1 | – | 1 | LSB | – |
| SID183 | IDAC2 | INL for 7-bit resolution | –3 | – | 3 | LSB | – |
| SID184 | SNR | Ratio of counts of finger to noise | 5 | – | – | Ratio | Capacitance range of 9 to 35 pF, 0.1 pF sensitivity. Radio is not operating during the scan |
| SID185 | I _{DAC1_CRT1} | Output current of IDAC1 (8 bits) in High range | – | 612 | – | μA | – |
| SID186 | I _{DAC1_CRT2} | Output current of IDAC1 (8 bits) in Low range | – | 306 | – | μA | – |
| SID187 | I _{DAC2_CRT1} | Output current of IDAC2 (7 bits) in High range | – | 305 | – | μA | – |
| SID188 | I _{DAC2_CRT2} | Output current of IDAC2 (7 bits) in Low range | – | 153 | – | μA | – |

Table 38. Flash AC Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|---------|-------------------------------|---|-------|-----|-----|---------|--|
| SID250 | $T_{\text{ROWWRITE}}^{[5]}$ | Row (block) write time (erase and program) | – | – | 20 | ms | Row (block) = 128 bytes for 128 KB flash devices Row (block) = 256 bytes for 256 KB flash devices |
| SID251 | $T_{\text{ROWERASE}}^{[5]}$ | Row erase time | – | – | 13 | ms | – |
| SID252 | $T_{\text{ROWPROGRAM}}^{[5]}$ | Row program time after erase | – | – | 7 | ms | – |
| SID253 | $T_{\text{BULKERASE}}^{[5]}$ | Bulk erase time (256 KB) | – | – | 35 | ms | – |
| SID254 | $T_{\text{DEVPROG}}^{[5]}$ | Total device program time | – | – | 50 | seconds | 256 KB |
| SID254A | | | – | – | 25 | | 128 KB |
| SID255 | F_{END} | Flash endurance | 100 K | – | – | cycles | – |
| SID256 | F_{RET} | Flash retention. $T_A \leq 55^\circ\text{C}$, 100 K P/E cycles | 20 | – | – | years | – |
| SID257 | F_{RET2} | Flash retention. $T_A \leq 85^\circ\text{C}$, 10 K P/E cycles | 10 | – | – | years | – |

System Resources

Power-on-Reset (POR)

Table 39. POR DC Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|---------|-----------------------|----------------------|------|-----|------|-------|--------------------|
| SID258 | V_{RISEIPOR} | Rising trip voltage | 0.80 | – | 1.45 | V | – |
| SID259 | V_{FALLIPOR} | Falling trip voltage | 0.75 | – | 1.40 | V | – |
| SID260 | V_{IPORHYST} | Hysteresis | 15 | – | 200 | mV | – |

Table 40. POR AC Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|---------|-----------------------|--|-----|-----|-----|-------|--------------------|
| SID264 | $T_{\text{PPOR_TR}}$ | PPOR response time in Active and Sleep modes | – | – | 1 | μs | – |

Table 41. Brown-Out Detect

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|----------|------------------------|--|------|-----|-----|-------|--------------------|
| SID261 | V_{FALLPPOR} | BOD trip voltage in Active and Sleep modes | 1.64 | – | – | V | – |
| SID262 | $V_{\text{FALLDPSLP}}$ | BOD trip voltage in Deep Sleep mode | 1.4 | – | – | V | – |

Table 42. Hibernate Reset

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|----------|----------------------|------------------------------------|-----|-----|-----|-------|--------------------|
| SID263 | V_{HBRTRIP} | BOD trip voltage in Hibernate mode | 1.1 | – | – | V | – |

Note

- It can take as much as 20 milliseconds to write to flash. During this time, the device should not be reset, or flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.

Table 52. BLE Subsystem (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|--------------------------------------|---------------|---|------|------|-------|--------------------|---|
| SID356 | RXSE2 | Receiver spurious emission 1.0 GHz to 12.75 GHz | – | – | –47 | dBm | 1-MHz measurement bandwidth ETSI EN300 328 V1.8.1 |
| RF Transmitter Specifications | | | | | | | |
| SID357 | TXP, ACC | RF power accuracy | – | ±1 | – | dB | – |
| SID358 | TXP, RANGE | RF power control range | – | 20 | – | dB | – |
| SID359 | TXP, 0dBm | Output power, 0-dB Gain setting (PA7) | – | 0 | – | dBm | – |
| SID360 | TXP, MAX | Output power, maximum power setting (PA10) | – | 3 | – | dBm | – |
| SID361 | TXP, MIN | Output power, minimum power setting (PA1) | – | –18 | – | dBm | – |
| SID362 | F2AVG | Average frequency deviation for 10101010 pattern | 185 | – | – | kHz | RF-PHY Specification (TRM-LE/CA/05/C) |
| SID363 | F1AVG | Average frequency deviation for 11110000 pattern | 225 | 250 | 275 | kHz | RF-PHY Specification (TRM-LE/CA/05/C) |
| SID364 | EO | Eye opening = $\Delta F2AVG/\Delta F1AVG$ | 0.8 | – | – | | RF-PHY Specification (TRM-LE/CA/05/C) |
| SID365 | FTX, ACC | Frequency accuracy | –150 | – | 150 | kHz | RF-PHY Specification (TRM-LE/CA/06/C) |
| SID366 | FTX, MAXDR | Maximum frequency drift | –50 | – | 50 | kHz | RF-PHY Specification (TRM-LE/CA/06/C) |
| SID367 | FTX, INITDR | Initial frequency drift | –20 | – | 20 | kHz | RF-PHY Specification (TRM-LE/CA/06/C) |
| SID368 | FTX, DR | Maximum drift rate | –20 | – | 20 | kHz/ 50 μ s | RF-PHY Specification (TRM-LE/CA/06/C) |
| SID369 | IBSE1 | In-band spurious emission at 2-MHz offset | – | – | –20 | dBm | RF-PHY Specification (TRM-LE/CA/03/C) |
| SID370 | IBSE2 | In-band spurious emission at ≥ 3 -MHz offset | – | – | –30 | dBm | RF-PHY Specification (TRM-LE/CA/03/C) |
| SID371 | TXSE1 | Transmitter spurious emissions (average), <1.0 GHz | – | – | –55.5 | dBm | FCC-15.247 |
| SID372 | TXSE2 | Transmitter spurious emissions (average), >1.0 GHz | – | – | –41.5 | dBm | FCC-15.247 |
| RF Current Specifications | | | | | | | |
| SID373 | IRX | Receive current in normal mode | – | 18.7 | – | mA | – |
| SID373A | IRX_RF | Radio receive current in normal mode | – | 16.4 | – | mA | Measured at V_{DDR} |
| SID374 | IRX, HIGHGAIN | Receive current in high-gain mode | – | 21.5 | – | mA | – |
| SID375 | ITX, 3dBm | TX current at 3-dBm setting (PA10) | – | 20 | – | mA | – |
| SID376 | ITX, 0dBm | TX current at 0-dBm setting (PA7) | – | 16.5 | – | mA | – |
| SID376A | ITX_RF, 0dBm | Radio TX current at 0 dBm setting (PA7) | – | 15.6 | – | mA | Measured at V_{DDR} |
| SID376B | ITX_RF, 0dBm | Radio TX current at 0 dBm excluding Balun loss | – | 14.2 | – | mA | Guaranteed by design simulation |
| SID377 | ITX, –3dBm | TX current at –3-dBm setting (PA4) | – | 15.5 | – | mA | – |

Table 52. BLE Subsystem (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------------------------------|-----------------|---|------|------|------|-------|--|
| SID378 | ITX,-6dBm | TX current at -6-dBm setting (PA3) | – | 14.5 | – | mA | – |
| SID379 | ITX,-12dBm | TX current at -12-dBm setting (PA2) | – | 13.2 | – | mA | – |
| SID380 | ITX,-18dBm | TX current at -18-dBm setting (PA1) | – | 12.5 | – | mA | – |
| SID380A | Iavg_1sec, 0dBm | Average current at 1-second BLE connection interval | – | 17.1 | – | μA | TXP: 0 dBm; ±20-ppm master and slave clock accuracy. |
| SID380B | Iavg_4sec, 0dBm | Average current at 4-second BLE connection interval | – | 6.1 | – | μA | TXP: 0 dBm; ±20-ppm master and slave clock accuracy. |
| General RF Specifications | | | | | | | |
| SID381 | FREQ | RF operating frequency | 2400 | – | 2482 | MHz | – |
| SID382 | CHBW | Channel spacing | – | 2 | – | MHz | – |
| SID383 | DR | On-air data rate | – | 1000 | – | kbps | – |
| SID384 | IDLE2TX | BLE.IDLE to BLE. TX transition time | – | 120 | 140 | μs | – |
| SID385 | IDLE2RX | BLE.IDLE to BLE. RX transition time | – | 75 | 120 | μs | – |
| RSSI Specifications | | | | | | | |
| SID386 | RSSI, ACC | RSSI accuracy | – | ±5 | – | dB | – |
| SID387 | RSSI, RES | RSSI resolution | – | 1 | – | dB | – |
| SID388 | RSSI, PER | RSSI sample period | – | 6 | – | μs | – |

Table 53. ECO Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------|---------------------|--------------------------------|-----|------|-----|-------|------------------------|
| SID389 | F _{ECO} | Crystal frequency | – | 24 | – | MHz | – |
| SID390 | F _{TOL} | Frequency tolerance | –50 | – | 50 | ppm | – |
| SID391 | ESR | Equivalent series resistance | – | – | 60 | Ω | – |
| SID392 | PD | Drive level | – | – | 100 | μW | – |
| SID393 | T _{START1} | Startup time (Fast Charge on) | – | – | 850 | μs | – |
| SID394 | T _{START2} | Startup time (Fast Charge off) | – | – | 3 | ms | – |
| SID395 | C _L | Load capacitance | – | 8 | – | pF | – |
| SID396 | C _O | Shunt capacitance | – | 1.1 | – | pF | – |
| SID397 | I _{ECO} | Operating current | – | 1400 | – | μA | – |

Table 54. WCO Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------|-------------|-------------------------------------|-----|--------|------|------------|------------------------|
| SID398 | F_{WCO} | Crystal frequency | – | 32.768 | – | kHz | – |
| SID399 | FTOL | Frequency tolerance | – | 50 | – | ppm | – |
| SID400 | ESR | Equivalent series resistance | – | 50 | – | k Ω | – |
| SID401 | PD | Drive level | – | – | 1 | μ W | – |
| SID402 | T_{START} | Startup time | – | – | 500 | ms | – |
| SID403 | C_L | Crystal load capacitance | 6 | – | 12.5 | pF | – |
| SID404 | C0 | Crystal shunt capacitance | – | 1.35 | – | pF | – |
| SID405 | I_{WCO1} | Operating current (High-Power mode) | – | – | 8 | μ A | – |
| SID406 | I_{WCO2} | Operating current (Low-Power mode) | – | – | 2.6 | μ A | – |


WLCSP Compatibility

The PSoC 4XXX_BLE family has products with 128 KB (16KB SRAM) and 256 KB (32KB SRAM) Flash. Package pin-outs and sizes are identical for the 56-pin QFN package but are different in one dimension for the 68-ball WLCSP.

The 256KB Flash product has an extra column of balls which are required for mechanical integrity purposes in the Chip-Scale package. With consideration for this difference, the land pattern on the PCB may be designed such that either product may be used with no change to the PCB design.


Figure 9 shows the 128KB and 256 KB Flash CSP packages.

Figure 9. 128KB and 256 KB Flash CSP Packages



The rightmost column of (all NC, No Connect) balls in the 256K BLE WLCSP is for mechanical integrity purposes. The package is thus wider (3.2 mm versus 2.8 mm). All other dimensions are identical. Cypress will provide layout symbols for PCB layout.

The scheme in Figure 9 is implemented to design the PCB for the 256K BLE package with the appropriate space requirements thus allowing use of either package at a later time without redesigning the Printed Circuit Board.

Figure 13. 76-Ball Thin WLCSP Package Outline


| SYMBOL | DIMENSIONS | | |
|--------|------------|------|-------|
| | MIN. | NOM. | MAX. |
| A | - | - | 0.40 |
| A1 | 0.072 | 0.08 | 0.088 |
| D | 3.87 BSC | | |
| E | 4.04 BSC | | |
| D1 | 3.20 BSC | | |
| E1 | 3.20 BSC | | |
| MD | 9 | | |
| ME | 9 | | |
| N | 76 | | |
| Ø b | 0.22 | 0.25 | 0.28 |
| eD | 0.40 BSC | | |
| eE | 0.40 BSC | | |
| SD | 0.381 | | |
| SE | 0.321 | | |

NOTES:

- ALL DIMENSIONS ARE IN MILLIMETERS.
- SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0. WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS.

002-10658 **