

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XF

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Bluetooth, Brown-out Detect/Reset, Cap Sense, LCD, LVD, POR, PWM, SmartCard, SmartSense, WDT
Number of I/O	36
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	56-UFQFN Exposed Pad
Supplier Device Package	56-QFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4247lqq-bl483t

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### CPU and Memory Subsystem

#### CPU

The Cortex-M0 CPU in PSoC 4200\_BL is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. It mostly uses 16-bit instructions and executes a subset of the Thumb-2 instruction set. This enables fully compatible binary upward migration of the code to higher-performance processors such as Cortex-M3 and M4. The Cypress implementation includes a hardware multiplier that provides a 32-bit result in one cycle. It includes a nested vectored interrupt controller (NVIC) block with 32 interrupt inputs and a wakeup interrupt controller (WIC). The WIC can wake the processor up from the Deep Sleep mode, allowing power to the main processor to be switched off when the chip is in the Deep Sleep mode. The Cortex-M0 CPU provides a nonmaskable interrupt (NMI) input, which is made available to the user when it is not in use for system functions requested by the user.

The CPU also includes an SWD interface, which is a 2-wire form of JTAG; the debug configuration used for PSoC 4200\_BL has four break-point (address) comparators and two watchpoint (data) comparators.

#### Flash

The PSoC 4200\_BL device has a flash module with 256 KB of flash memory, tightly coupled to the CPU to improve average access times from the flash block. The flash block is designed to deliver 2 wait-state (WS) access time at 48 MHz and with 1-WS access time at 24 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average. Part of the flash module can be used to emulate EEPROM operation if required. Maximum erase and program time is 20 ms per row (256 bytes). This also applies to the emulated EEPROM.

#### SRAM

SRAM memory is retained during Hibernate.

#### SROM

The 8-KB supervisory ROM contains a library of executable functions for flash programming. These functions are accessed through supervisory calls (SVC) and enable in-system programming of the flash memory.

#### DMA

A DMA engine, with eight channels, is provided that can do 32-bit transfers and has chainable ping-pong descriptors.

## System Resources

#### Power System

The power system is described in detail in the section Power on page 16. It provides an assurance that the voltage levels are as required for the respective modes, and can either delay the mode entry (on power-on reset (POR), for example) until voltage levels are as required or generate resets (brownout detect (BOD)) or interrupts when the power supply reaches a particular programmable level between 1.8 and 4.5 V (low voltage detect (LVD)).

PSoC 4200\_BL operates with a single external supply (1.71 to 5.5 V without radio, and 1.9 V to 5.5 V with radio). The device has five different power modes; transitions between these modes are managed by the power system. PSoC 4200\_BL provides Sleep, Deep Sleep, Hibernate, and Stop low-power modes. Refer to the *Technical Reference Manual* for more details.

#### Clock System

The PSoC 4200\_BL clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that no metastable conditions occur.

The clock system for PSoC 4200\_BL consists of the internal main oscillator (IMO), the internal low-speed oscillator (ILO), the 24-MHz external crystal oscillator (ECO) and the 32-kHz watch crystal oscillator (WCO). In addition, an external clock may be supplied from a pin.

#### IMO Clock Source

The IMO is the primary source of internal clocking in PSoC 4200\_BL. It is trimmed during testing to achieve the specified accuracy. Trim values are stored in nonvolatile latches (NVL). Additional trim settings from flash can be used to compensate for changes. The IMO default frequency is 24 MHz and it can be adjusted between 3 to 48 MHz in steps of 1 MHz. The IMO tolerance with Cypress-provided calibration settings is  $\pm 2\%$ .

#### ILO Clock Source

The ILO is a very low-power oscillator, which is primarily used to generate clocks for the peripheral operation in the Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

#### External Crystal Oscillator (ECO)

The ECO is used as the active clock for the BLE subsystem to meet the  $\pm 50$ -ppm clock accuracy of the Bluetooth 4.2 Specification. PSoC 4200\_BL includes a tunable load capacitor to tune the crystal clock frequency by measuring the actual clock frequency. The high-accuracy ECO clock can also be used as a system clock.

#### Watch Crystal Oscillator (WCO)

The WCO is used as the sleep clock for the BLE subsystem to meet the  $\pm$ 500-ppm clock accuracy for the Bluetooth 4.2 Specification. The sleep clock provides an accurate sleep timing and enables wakeup at the specified advertisement and connection intervals. The WCO output can be used to realize the real-time clock (RTC) function in firmware.

#### Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO or from the WCO; this allows the watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the timeout occurs. The watchdog reset is recorded in the Reset Cause register. With the WCO and firmware, an accurate real-time clock (within the bounds of the 32-kHz crystal accuracy) can be realized.



Pin	Name	Туре	Description
40	P2.3	GPIO	Port 2 Pin 3, lcd, csd
41	P2.4	GPIO	Port 2 Pin 4, lcd, csd
42	P2.5	GPIO	Port 2 Pin 5, lcd, csd
43	P2.6	GPIO	Port 2 Pin 6, lcd, csd
44	P2.7	GPIO	Port 2 Pin 7, lcd, csd
45	VREF	REF	1.024-V reference
46	VDDA	POWER	1.71-V to 5.5-V analog supply
47	P3.0	GPIO	Port 3 Pin 0, lcd, csd
48	P3.1	GPIO	Port 3 Pin 1, lcd, csd
49	P3.2	GPIO	Port 3 Pin 2, lcd, csd
50	P3.3	GPIO	Port 3 Pin 3, lcd, csd
51	P3.4	GPIO	Port 3 Pin 4, lcd, csd
52	P3.5	GPIO	Port 3 Pin 5, lcd, csd
53	P3.6	GPIO	Port 3 Pin 6, lcd, csd
54	P3.7	GPIO	Port 3 Pin 7, lcd, csd
55	VSSA	GROUND	Analog ground
56	VCCD	POWER	Regulated 1.8-V supply, connect to 1.3-µF capacitor.
57	EPAD	GROUND	Ground paddle for the QFN package

## Table 1. PSoC 4200\_BL Pin List (QFN Package) (continued)

# Table 2. PSoC 4200\_BL Pin List (WLCSP Package)

Pin	Name	Туре	Description
A1	NC	NC	Do not connect
A2	VREF	REF	1.024-V reference
A3	VSSA	GROUND	Analog ground
A4	P3.3	GPIO	Port 3 Pin 3, analog/digital/lcd/csd
A5	P3.7	GPIO	Port 3 Pin 7, analog/digital/lcd/csd
A6	VSSD	GROUND	Digital ground
A7	VSSA	GROUND	Analog ground
A8	VCCD	POWER	Regulated 1.8-V supply, connect to 1-µF capacitor
A9	VDDD	POWER	1.71-V to 5.5-V digital supply
B1	NB	NO BALL	No Ball
B2	P2.3	GPIO	Port 2 Pin 3, analog/digital/lcd/csd
B3	VSSA	GROUND	Analog ground
B4	P2.7	GPIO	Port 2 Pin 7, analog/digital/lcd/csd
B5	P3.4	GPIO	Port 3 Pin 4, analog/digital/lcd/csd
B6	P3.5	GPIO	Port 3 Pin 5, analog/digital/lcd/csd
B7	P3.6	GPIO	Port 3 Pin 6, analog/digital/lcd/csd
B8	XTAL32I/P6.1	CLOCK	32.768-kHz crystal or external clock input
B9	XTAL320/P6.0	CLOCK	32.768-kHz crystal
C1	NC	NC	Do not connect



Table 2	PSoC 4200	<b>BI</b> Pin List	WI CSP Pac	kage)	(continued)
	1 000 4200			rayej	(continueu)

Pin	Name	Туре	Description
C2	VSSA	GROUND	Analog ground
C3	P2.2	GPIO	Port 2 Pin 2, analog/digital/lcd/csd
C4	P2.6	GPIO	Port 2 Pin 6, analog/digital/lcd/csd
C5	P3.0	GPIO	Port 3 Pin 0, analog/digital/lcd/csd
C6	P3.1	GPIO	Port 3 Pin 1, analog/digital/lcd/csd
C7	P3.2	GPIO	Port 3 Pin 2, analog/digital/lcd/csd
C8	XRES	RESET	Reset, active LOW
C9	P4.0	GPIO	Port 4 Pin 0, analog/digital/lcd/csd
D1	NC	NC	Do not connect
D2	P1.7	GPIO	Port 1 Pin 7, analog/digital/lcd/csd
D3	VDDA	POWER	1.71-V to 5.5-V analog supply
D4	P2.0	GPIO	Port 2 Pin 0, analog/digital/lcd/csd
D5	P2.1	GPIO	Port 2 Pin 1, analog/digital/lcd/csd
D6	P2.5	GPIO	Port 2 Pin 5, analog/digital/lcd/csd
D7	VSSD	GROUND	Digital ground
D8	P4.1	GPIO	Port 4 Pin 1, analog/digital/lcd/csd
D9	P5.0	GPIO	Port 5 Pin 0, analog/digital/lcd/csd
E1	NC	NC	Do not connect
E2	P1.2	GPIO	Port 1 Pin 2, analog/digital/lcd/csd
E3	P1.3	GPIO	Port 1 Pin 3, analog/digital/lcd/csd
E4	P1.4	GPIO	Port 1 Pin 4, analog/digital/lcd/csd
E5	P1.5	GPIO	Port 1 Pin 5, analog/digital/lcd/csd
E6	P1.6	GPIO	Port 1 Pin 6, analog/digital/lcd/csd
E7	P2.4	GPIO	Port 2 Pin 4, analog/digital/lcd/csd
E8	P5.1	GPIO	Port 5 Pin 1, analog/digital/lcd/csd
E9	VSSD	GROUND	Digital ground
F1	NC	NC	Do not connect
F2	VSSD	GROUND	Digital ground
F3	P0.7	GPIO	Port 0 Pin 7, analog/digital/lcd/csd
F4	P0.3	GPIO	Port 0 Pin 3, analog/digital/lcd/csd
F5	P1.0	GPIO	Port 1 Pin 0, analog/digital/lcd/csd
F6	P1.1	GPIO	Port 1 Pin 1, analog/digital/lcd/csd
F7	VSSR	GROUND	Radio ground
F8	VSSR	GROUND	Radio ground
F9	VDDR	POWER	1.9-V to 5.5-V radio supply
G1	NC	NC	Do not connect
G2	P0.6	GPIO	Port 0 Pin 6, analog/digital/lcd/csd
G3	VDDD	POWER	1.71-V to 5.5-V digital supply
G4	P0.2	GPIO	Port 0 Pin 2, analog/digital/lcd/csd
G5	VSSD	GROUND	Digital ground



Pin	Name	Туре	Description
G6	VSSR	GROUND	Radio ground
G7	VSSR	GROUND	Radio ground
G8	GANT	GROUND	Antenna shielding ground
G9	VSSR	GROUND	Radio ground
H1	NC	NC	Do not connect
H2	P0.5	GPIO	Port 0 Pin 5, analog/digital/lcd/csd
H3	P0.1	GPIO	Port 0 Pin 1, analog/digital/lcd/csd
H4	XTAL24O	CLOCK	24-MHz crystal
H5	XTAL24I	CLOCK	24-MHz crystal or external clock input
H6	VSSR	GROUND	Radio ground
H7	VSSR	GROUND	Radio ground
H8	ANT	ANTENNA	Antenna pin
J1	NC	NC	Do not connect
J2	P0.4	GPIO	Port 0 Pin 4, analog/digital/lcd/csd
J3	P0.0	GPIO	Port 0 Pin 0, analog/digital/lcd/csd
J4	VDDR	POWER	1.9-V to 5.5-V radio supply
J7	VDDR	POWER	1.9-V to 5.5-V radio supply
J8	NO CONNECT	_	-

## Table 2. PSoC 4200\_BL Pin List (WLCSP Package) (continued)

High-speed I/O matrix (HSIOM) is a group of high-speed switches that routes GPIOs to the resources inside the device. These resources include CapSense, TCPWMs, I<sup>2</sup>C, SPI, UART, and LCD. HSIOM\_PORT\_SELx are 32-bit-wide registers that control the routing of GPIOs. Each register controls one port; four dedicated bits are assigned to each GPIO in the port. This provides up to 16 different options for GPIO routing as shown in Table 3.

#### Table 3. HSIOM Port Settings

Value	Description
0	Firmware-controlled GPIO
1	Output is firmware-controlled, but Output Enable (OE) is controlled from DSI.
2	Both output and OE are controlled from DSI.
3	Output is controlled from DSI, but OE is firmware-controlled.
4	Pin is a CSD sense pin
5	Pin is a CSD shield pin
6	Pin is connected to AMUXA
7	Pin is connected to AMUXB
8	Pin-specific Active function #0
9	Pin-specific Active function #1
10	Pin-specific Active function #2

 Table 3. HSIOM Port Settings (continued)

Value	Description
11	Reserved
12	Pin is an LCD common pin
13	Pin is an LCD segment pin
14	Pin-specific Deep-Sleep function #0
15	Pin-specific Deep-Sleep function #1



The selection of peripheral function for different GPIO pins is given in Table 4.

# Table 4. Port Pin Connections

Nama	Analog	Digital							
Name	Analog	GPIO	Active #0	Active #1	Active #2	Deep Sleep #0	Deep Sleep #1		
P0.0	COMP0_INP	GPIO	TCPWM0_P[3]	SCB1_UART_RX[1]	-	SCB1_I2C_SDA[1]	SCB1_SPI_MOSI[1]		
P0.1	COMP0_INN	GPIO	TCPWM0_N[3]	SCB1_UART_TX[1]	-	SCB1_I2C_SCL[1]	SCB1_SPI_MISO[1]		
P0.2	-	GPIO	TCPWM1_P[3]	SCB1_UART_RTS[1]	-	COMP0_OUT[0]	SCB1_SPI_SS0[1]		
P0.3	-	GPIO	TCPWM1_N[3]	SCB1_UART_CTS[1]	-	COMP1_OUT[0]	SCB1_SPI_SCLK[1]		
P0.4	COMP1_INP	GPIO	TCPWM1_P[0]	SCB0_UART_RX[1]	EXT_CLK[0]/ ECO_OUT[0]	SCB0_I2C_SDA[1]	SCB0_SPI_MOSI[1]		
P0.5	COMP1_INN	GPIO	TCPWM1_N[0]	SCB0_UART_TX[1]	-	SCB0_I2C_SCL[1]	SCB0_SPI_MISO[1]		
P0.6	-	GPIO	TCPWM2_P[0]	SCB0_UART_RTS[1]	-	SWDIO[0]	SCB0_SPI_SS0[1]		
P0.7	-	GPIO	TCPWM2_N[0]	SCB0_UART_CTS[1]	-	SWDCLK[0]	SCB0_SPI_SCLK[1]		
P1.0	CTBm1_OA0_INP	GPIO	TCPWM0_P[1]	-	-	COMP0_OUT[1]	WCO_OUT[2]		
P1.1	CTBm1_OA0_INN	GPIO	TCPWM0_N[1]	-	-	COMP1_OUT[1]	SCB1_SPI_SS1		
P1.2	CTBm1_OA0_OUT	GPIO	TCPWM1_P[1]	-	-	-	SCB1_SPI_SS2		
P1.3	CTBm1_OA1_OUT	GPIO	TCPWM1_N[1]	-	-	-	SCB1_SPI_SS3		
P1.4	CTBm1_OA1_INN	GPIO	TCPWM2_P[1]	SCB0_UART_RX[0]	-	SCB0_I2C_SDA[0]	SCB0_SPI_MOSI[1]		
P1.5	CTBm1_OA1_INP	GPIO	TCPWM2_N[1]	SCB0_UART_TX[0]	-	SCB0_I2C_SCL[0]	SCB0_SPI_MISO[1]		
P1.6	CTBm1_OA0_INP	GPIO	TCPWM3_P[1]	SCB0_UART_RTS[0]	-	-	SCB0_SPI_SS0[1]		
P1.7	CTBm1_OA1_INP	GPIO	TCPWM3_N[1]	SCB0_UART_CTS[0]	-	-	SCB0_SPI_SCLK[1]		
P2.0	CTBm0_OA0_INP	GPIO	-	-	-	-	SCB0_SPI_SS1		
P2.1	CTBm0_OA0_INN	GPIO	-	-	-	-	SCB0_SPI_SS2		
P2.2	CTBm0_OA0_OUT	GPIO	-	-	-	WAKEUP	SCB0_SPI_SS3		
P2.3	CTBm0_OA1_OUT	GPIO	-	-	-	-	WCO_OUT[1]		
P2.4	CTBm0_OA1_INN	GPIO	-	-	-	-	-		
P2.5	CTBm0_OA1_INP	GPIO	-	-	-	-	-		
P2.6	CTBm0_OA0_INP	GPIO	-	-	-	-	-		
P2.7	CTBm0_OA1_INP	GPIO	-	-	EXT_CLK[1]/ECO_OUT[ 1]	-	-		
P3.0	SARMUX_0	GPIO	TCPWM0_P[2]	SCB0_UART_RX[2]	-	SCB0_I2C_SDA[2]	-		
P3.1	SARMUX_1	GPIO	TCPWM0_N[2]	SCB0_UART_TX[2]	-	SCB0_I2C_SCL[2]	-		
P3.2	SARMUX_2	GPIO	TCPWM1_P[2]	SCB0_UART_RTS[2]	-	-	-		
P3.3	SARMUX_3	GPIO	TCPWM1_N[2]	SCB0_UART_CTS[2]	-	-	-		
P3.4	SARMUX_4	GPIO	TCPWM2_P[2]	SCB1_UART_RX[2]	-	SCB1_I2C_SDA[2]	-		
P3.5	SARMUX_5	GPIO	TCPWM2_N[2]	SCB1_UART_TX[2]	-	SCB1_I2C_SCL[2]	-		
P3.6	SARMUX_6	GPIO	TCPWM3_P[2]	SCB1_UART_RTS[2]			-		
P3.7	SARMUX_7	GPIO	TCPWM3_N[2]	SCB1_UART_CTS[2]			WCO_OUT[0]		
P4.0	CMOD	GPIO	TCPWM0_P[0]	SCB1_UART_RTS[0]			SCB1_SPI_MOSI[0]		
P4.1	CTANK	GPIO	TCPWM0_N[0]	SCB1_UART_CTS[0]	-	-	SCB1_SPI_MISO[0]		
P5.0	-	GPIO	TCPWM3_P[0]	SCB1_UART_RX[0]	EXTPA_EN SCB1_I2C_SDA[0]		SCB1_SPI_SS0[0]		
P5.1	-	GPIO	TCPWM3_N[0]	SCB1_UART_TX[0]	EXT_CLK[2]/ECO_OUT[ 2] SCB1_I2C_SCL[0]		SCB1_SPI_SCLK[0]		
P6.0_XTAL32O	-	GPIO	_	-	_	_	_		
P6.1_XTAL32I	-	GPIO	-	-	-	-	-		



The possible pin connections are shown for all analog and digital peripherals (except the radio, LCD, and CSD blocks, which were shown in Table 1). A typical system application connection diagram is shown in Figure 7.





## Power

The PSoC 4200\_BL device can be supplied from batteries with a voltage range of 1.9 V to 5.5 V by directly connecting to the digital supply (VDDD), analog supply (VDDA), and radio supply (VDDR) pins. Internal LDOs in the device regulate the supply voltage to the required levels for different blocks. The device has one regulator for the digital circuitry and separate regulators for radio circuitry for noise isolation. Analog circuits run directly from the analog supply (VDDA) input. The device uses separate regulators for Deep Sleep and Hibernate (lowered power supply and retention) modes to minimize the power consumption. The radio stops working below 1.9 V, but the device continues to function down to 1.71 V without RF.

Bypass capacitors must be used from VDDx (x = A, D, or R) to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- $\mu$ F range in parallel with a smaller capacitor (for example, 0.1  $\mu$ F). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

Power Supply	Bypass Capacitors
VDDD	The internal bandgap may be bypassed with a 1-μF to 10-μF.
VDDA	0.1-μF ceramic at each pin plus bulk capacitor 1-μF to 10-μF.
VDDR	0.1-μF ceramic at each pin plus bulk capacitor 1-μF to 10-μF.
VCCD	1.3-µF ceramic capacitor at the VCCD pin.
VREF (optional)	The internal bandgap may be bypassed with a 1-µF to 10-µF capacitor.



# **Development Support**

The PSoC 4200\_BL family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4ble to find out more.

### Documentation

A suite of documentation supports the PSoC 4200\_BL family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

**Software User Guide**: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

**Component Datasheets**: The flexibility of PSoC allows the creation of new peripherals (Components) long after the device has gone into production. Component datasheets provide all of the information needed to select and use a particular Component, including a functional description, API documentation, example code, and AC/DC specifications.

**Application Notes:** PSoC application notes discuss a particular application of PSoC in depth; examples include creating standard and custom BLE profiles. Application notes often include example projects in addition to the application note document.

**Technical Reference Manual**: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at www.cypress.com/psoc4.

#### Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

#### Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4200\_BL family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



## Table 6. DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID19	I <sub>DD9</sub>	Execute from flash; CPU at 24 MHz	_	7.1	-	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID20	I <sub>DD10</sub>	Execute from flash; CPU at 24 MHz	-	-	_	mA	T = -40 °C to 85 °C
SID21	I <sub>DD11</sub>	Execute from flash; CPU at 48 MHz	-	13.4	-	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID22	I <sub>DD12</sub>	Execute from flash; CPU at 48 MHz	-	-	_	mA	T = -40 °C to 85 °C
Sleep Mode	, V <sub>DD</sub> = 1.8 to	5.5 V		•	•		
SID23	I <sub>DD13</sub>	IMO on	_	-	_	mA	T = 25 °C, VDD = 3.3 V, SYSCLK = 3 MHz
Sleep Mode	, V <sub>DD</sub> and V <sub>DI</sub>	<sub>DR</sub> = 1.9 to 5.5 V					
SID24	I <sub>DD14</sub>	ECO on	_	_	_	mA	T = 25 °C, VDD = 3.3 V, SYSCLK = 3 MHz
Deep Sleep	Mode, V <sub>DD</sub> =	1.8 to 3.6 V					
SID25	I <sub>DD15</sub>	WDT with WCO on	_	1.5	_	μA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID26	I <sub>DD16</sub>	WDT with WCO on	-	-	_	μA	T = -40 °C to 85 °C
Deep Sleep	Mode, V <sub>DD</sub> =	3.6 to 5.5 V					
SID27	I <sub>DD17</sub>	WDT with WCO on	-	-	-	μA	T = 25 °C, V <sub>DD</sub> = 5 V
SID28	I <sub>DD18</sub>	WDT with WCO on	-	-	-	μA	T = -40 °C to 85 °C
Deep Sleep	Mode, V <sub>DD</sub> =	1.71 to 1.89 V (Regulator Bypassed)					
SID29	I <sub>DD19</sub>	WDT with WCO on	-	-	-	μA	T = 25 °C
SID30	I <sub>DD20</sub>	WDT with WCO on	-	-	-	μA	T = -40 °C to 85 °C
Deep Sleep	Mode, V <sub>DD</sub> =	1.8 to 3.6 V					
SID31	I <sub>DD21</sub>	Opamp on	_	_	_	μA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID32	I <sub>DD22</sub>	Opamp on	_	_	_	μA	T = -40 °C to 85 °C
Deep Sleep	Mode, V <sub>DD</sub> =	3.6 to 5.5 V					
SID33	I <sub>DD23</sub>	Opamp on	_	-	_	μA	T = 25 °C, V <sub>DD</sub> = 5 V
SID34	I <sub>DD24</sub>	Opamp on	-	-	_	μA	T = -40 °C to 85 °C
Deep Sleep	Mode, V <sub>DD</sub> =	1.71 to 1.89 V (Regulator Bypassed)					
SID35	I <sub>DD25</sub>	Opamp on	-	_	_	μA	T = 25 °C
SID36	I <sub>DD26</sub>	Opamp on	-	-	_	μA	T = -40 °C to 85 °C
Hibernate M	ode, V <sub>DD</sub> = 1	.8 to 3.6 V					
SID37	I <sub>DD27</sub>	GPIO and reset active	_	150	_	nA	T = 25 °C, V <sub>DD</sub> = 3.3V
SID38	I <sub>DD28</sub>	GPIO and reset active	_	_	_	nA	T = -40 °C to 85 °C
Hibernate M	ode, V <sub>DD</sub> = 3	.6 to 5.5 V					
SID39	I <sub>DD29</sub>	GPIO and reset active	_	_	_	nA	T = 25 °C, V <sub>DD</sub> = 5 V
SID40	I <sub>DD30</sub>	GPIO and reset active	_	-	-	nA	T = -40 °C to 85 °C
Hibernate Mode, V <sub>DD</sub> = 1.71 to 1.89 V (Regulator Bypassed)							



## Table 6. DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions	
SID41	I <sub>DD31</sub>	GPIO and reset active	-	_	-	nA	T = 25 °C	
SID42	I <sub>DD32</sub>	GPIO and reset active	_	-	-	nA	T = -40 °C to 85 °C	
Stop Mode,	V <sub>DD</sub> = 1.8 to 3	3.6 V						
SID43	I <sub>DD33</sub>	Stop mode current (V <sub>DD</sub> )	-	20	-	nA	T = 25 °C, V <sub>DD</sub> = 3.3 V	
SID44	I <sub>DD34</sub>	Stop mode current (V <sub>DDR</sub> )	-	40		nA	T = 25 °C, V <sub>DDR</sub> = 3.3 V	
SID45	I <sub>DD35</sub>	Stop mode current (V <sub>DD</sub> )	-	_	-	nA	T = -40 °C to 85 °C	
SID46	I <sub>DD36</sub>	Stop mode current (V <sub>DDR</sub> )	_	_	_	nA	T = -40 °C to 85 °C, V <sub>DDR</sub> = 1.9 V to 3.6 V	
Stop Mode,	V <sub>DD</sub> = 3.6 to	5.5 V						
SID47	I <sub>DD37</sub>	Stop mode current (V <sub>DD</sub> )	_	_	_	nA	T = 25 °C, V <sub>DD</sub> = 5 V	
SID48	I <sub>DD38</sub>	Stop mode current (V <sub>DDR</sub> )	-	-	-	nA	T = 25 °C, V <sub>DDR</sub> = 5 V	
SID49	I <sub>DD39</sub>	Stop mode current (V <sub>DD</sub> )	_	-	_	nA	T = -40 °C to 85 °C	
SID50	I <sub>DD40</sub>	Stop mode current (V <sub>DDR</sub> )	_	-	-	nA	T = -40 °C to 85 °C	
Stop Mode, V <sub>DD</sub> = 1.71 to 1.89 V (Regulator Bypassed)								
SID51	I <sub>DD41</sub>	Stop mode current (V <sub>DD</sub> )	-	_	_	nA	T = 25 °C	
SID52	I <sub>DD42</sub>	Stop mode current (V <sub>DD</sub> )	-	_	_	nA	T = -40 °C to 85 °C	

## Table 7. AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID53	F <sub>CPU</sub>	CPU frequency	DC	_	48	MHz	$1.71 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$
SID54	T <sub>SLEEP</sub>	Wakeup from Sleep mode	_	0	_	μs	Guaranteed by characterization
SID55	T <sub>DEEPSLEEP</sub>	Wakeup from Deep Sleep mode	_	_	25	μs	24-MHz IMO. Guaranteed by characterization.
SID56	T <sub>HIBERNATE</sub>	Wakeup from Hibernate mode	_	_	0.7	ms	Guaranteed by characterization
SID57	T <sub>STOP</sub>	Wakeup from Stop mode	_	-	2.2	ms	Guaranteed by characterization



## GPIO

## Table 8. GPIO DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID58	V <sub>IH</sub>	Input voltage HIGH threshold	0.7 × V <sub>DD</sub>	-	-	V	CMOS input
SID59	V <sub>IL</sub>	Input voltage LOW threshold	-	-	0.3 × V <sub>DD</sub>	V	CMOS input
SID60	V <sub>IH</sub>	LVTTL input, V <sub>DD</sub> < 2.7 V	0.7 × V <sub>DD</sub>	-	-	V	-
SID61	V <sub>IL</sub>	LVTTL input, V <sub>DD</sub> < 2.7 V	-	-	0.3× V <sub>DD</sub>	V	-
SID62	V <sub>IH</sub>	LVTTL input, V <sub>DD</sub> >= 2.7 V	2.0	-	-	V	-
SID63	V <sub>IL</sub>	LVTTL input, V <sub>DD</sub> >= 2.7 V	-	-	0.8	V	-
SID64	V <sub>OH</sub>	Output voltage HIGH level	V <sub>DD</sub> –0.6	-	-	V	loh = 4-mA at 3.3-V V <sub>DD</sub>
SID65	V <sub>OH</sub>	Output voltage HIGH level	V <sub>DD</sub> –0.5	_	-	V	loh = 1-mA at 1.8-V V <sub>DD</sub>
SID66	V <sub>OL</sub>	Output voltage LOW level	-	_	0.6	V	lol = 8-mA at 3.3-V V <sub>DD</sub>
SID67	V <sub>OL</sub>	Output voltage LOW level	-	-	0.6	V	lol = 4-mA at 1.8-V V <sub>DD</sub>
SID68	V <sub>OL</sub>	Output voltage LOW level	-	-	0.4	V	lol = 3-mA at 3.3-V V <sub>DD</sub>
SID69	Rpullup	Pull-up resistor	3.5	5.6	8.5	kΩ	-
SID70	Rpulldown	Pull-down resistor	3.5	5.6	8.5	kΩ	-
SID71	IIL	Input leakage current (absolute value)	-	-	2	nA	25 °C, V <sub>DD</sub> = 3.3 V
SID72	I <sub>IL_CTBM</sub>	Input leakage on CTBm input pins	-	_	4	nA	-
SID73	C <sub>IN</sub>	Input capacitance	-	-	7	pF	-
SID74	Vhysttl	Input hysteresis LVTTL	25	40		mV	V <sub>DD</sub> > 2.7 V
SID75	Vhyscmos	Input hysteresis CMOS	0.05 × V <sub>DD</sub>	-	-	mV	-
SID76	Idiode	Current through protection diode to $V_{DD}/V_{SS}$	-	-	100	μA	-
SID77	I <sub>TOT_GPIO</sub>	Maximum total source or sink chip current	-	-	200	mA	-

## Table 9. GPIO AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID78	T <sub>RISEF</sub>	Rise time in Fast-Strong mode	2	_	12	ns	3.3-V V <sub>DDD</sub> , C <sub>LOAD</sub> = 25-pF
SID79	T <sub>FALLF</sub>	Fall time in Fast-Strong mode	2	-	12	ns	3.3-V V <sub>DDD</sub> , C <sub>LOAD</sub> = 25-pF
SID80	T <sub>RISES</sub>	Rise time in Slow-Strong mode	10	-	60	-	3.3-V V <sub>DDD</sub> , C <sub>LOAD</sub> = 25-pF
SID81	T <sub>FALLS</sub>	Fall time in Slow-Strong mode	10	-	60	-	3.3-V V <sub>DDD</sub> , C <sub>LOAD</sub> = 25-pF
SID82	F <sub>GPIOUT1</sub>	GPIO Fout; 3.3 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V. Fast-Strong mode		_	33	MHz	90/10%, 25-pF load, 60/40 duty cycle

Note

2.  $V_{IH}$  must not exceed  $V_{DDD}$  + 0.2 V.



Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID150	I <sub>CMP3</sub>	Block current in ultra low-power mode	_	6	-	μΑ	V <sub>DDD</sub> ≥ 2.6 V for Temp < 0°C, V <sub>DDD</sub> ≥ 1.8 V for Temp > 0 °C
SID151	Z <sub>CMP</sub>	DC input impedance of comparator	35	-	-	MΩ	-

# Table 15. Comparator DC Specifications<sup>[3]</sup> (continued)

## Table 16. Comparator AC Specifications<sup>[4]</sup>

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID152	T <sub>RESP1</sub>	Response time, normal mode, 50-mV overdrive	-	38	-	ns	50-mV overdrive
SID153	T <sub>RESP2</sub>	Response time, low power mode, 50-mV overdrive	-	70	-	ns	50-mV overdrive
SID154	T <sub>RESP3</sub>	Response time, ultra-low-power mode, 50-mV overdrive	_	2.3	_	μs	200-mV overdrive. $V_{DDD} \ge 2.6 V$ for Temp < 0°C, $V_{DDD} \ge 1.8 V$ for Temp > 0 °C

#### Temperature Sensor

## Table 17. Temperature Sensor Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	<b>Details/Conditions</b>
SID155	T <sub>SENSACC</sub>	Temperature sensor accuracy	-5	±1	5	°C	–40 to +85 °C

## SAR ADC

#### Table 18. SAR ADC DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID156	A_RES	Resolution	-	-	12	bits	-
SID157	A_CHNIS_S	Number of channels - single-ended	-	-	16	-	8 full-speed
SID158	A-CHNKS_D	Number of channels - differential	_	_	8	-	Diff inputs use neighboring I/O
SID159	A-MONO	Monotonicity	-	-	-	-	Yes
SID160	A_GAINERR	Gain error	_	-	±0.1	%	With external reference.
SID161	A_OFFSET	Input offset voltage	_	_	2	mV	Measured with 1-V V <sub>REF</sub>
SID162	A_ISAR	Current consumption	_	-	1	mA	-
SID163	A_VINS	Input voltage range - single-ended	V <sub>SS</sub>	-	V <sub>DDA</sub>	V	-
SID164	A_VIND	Input voltage range - differential	V <sub>SS</sub>	-	V <sub>DDA</sub>	V	-
SID165	A_INRES	Input resistance	-	-	2.2	kΩ	-
SID166	A_INCAP	Input capacitance	_	-	10	pF	-
SID312	VREFSAR	Trimmed internal reference to SAR	-1	_	1	%	Percentage of Vbg (1.024-V)

Note

ULP LCOMP operating conditions:
 - V<sub>DDD</sub> 2.6 V-5.5 V for datasheet temp range < 0 °C</li>
 - V<sub>DDD</sub> 1.8 V-5.5 V for datasheet temp range ≥ 0 °C



## Table 26. PWM AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	<b>Details/Conditions</b>
SID214	T <sub>PWMFREQ</sub>	Operating frequency	F <sub>CLK</sub>	-	48	MHz	_
SID215	T <sub>PWMPWINT</sub>	Pulse width (internal)	$2 \times T_{CLK}$	-	_	ns	_
SID216	T <sub>PWMEXT</sub>	Pulse width (external)	$2 \times T_{CLK}$	-	-	ns	_
SID217	T <sub>PWMKILLINT</sub>	Kill pulse width (internal)	$2 \times T_{CLK}$	-	-	ns	-
SID218	T <sub>PWMKILLEXT</sub>	Kill pulse width (external)	$2 \times T_{CLK}$	-	-	ns	_
SID219	T <sub>PWMEINT</sub>	Enable pulse width (internal)	$2 \times T_{CLK}$	-	-	ns	_
SID220	T <sub>PWMENEXT</sub>	Enable pulse width (external)	$2 \times T_{CLK}$	-	-	ns	-
SID221	T <sub>PWMRESWINT</sub>	Reset pulse width (internal)	$2 \times T_{CLK}$	-	-	ns	_
SID222	T <sub>PWMRESWEXT</sub>	Reset pulse width (external)	$2 \times T_{CLK}$	_	_	ns	_

βĈ

## Table 27. Fixed I<sup>2</sup>C DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	I <sub>I2C1</sub>	Block current consumption at 100 kHz	-	-	50	μA	_
SID224	I <sub>I2C2</sub>	Block current consumption at 400 kHz	-	-	155	μA	_
SID225	I <sub>I2C3</sub>	Block current consumption at 1 Mbps	-	-	390	μA	_
SID226	I <sub>I2C4</sub>	I <sup>2</sup> C enabled in Deep Sleep mode	-	-	1.4	μA	_

# Table 28. Fixed I<sup>2</sup>C AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	<b>Details/Conditions</b>
SID227	F <sub>I2C1</sub>	Bit rate	_	-	1	Mbps	-

## LCD Direct Drive

#### Table 29. LCD Direct Drive DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	<b>Details/Conditions</b>
SID228	ILCDLOW	Operating current in low-power mode	-	17.5	-	μA	16 × 4 small segment display at 50 Hz
SID229	C <sub>LCDCAP</sub>	LCD capacitance per segment/common driver	-	500	5000	pF	_
SID230	LCD <sub>OFFSET</sub>	Long-term segment offset	-	20	-	mV	-
SID231	I <sub>LCDOP1</sub>	LCD system operating current V <sub>BIAS</sub> = 5 V.	_	2	_	mA	32 × 4 segments. 50 Hz at 25 °C
SID232	I <sub>LCDOP2</sub>	LCD system operating current. V <sub>BIAS</sub> = 3.3 V	-	2	-	mA	32 × 4 segments 50 Hz at 25 °C

#### Table 30. LCD Direct Drive AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	<b>Details/Conditions</b>
SID233	F <sub>LCD</sub>	LCD frame rate	10	50	150	Hz	-

# Table 31. Fixed UART DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234	I <sub>UART1</sub>	Block current consumption at 100 kbps	1	-	55	μA	_
SID235	I <sub>UART2</sub>	Block current consumption at 1000 kbps	_	_	360	μA	_



## Table 32. Fixed UART AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID236	F <sub>UART</sub>	Bit rate	-	-	1	Mbps	_

SPI Specifications

#### Table 33. Fixed SPI DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	<b>Details/Conditions</b>
SID237	I <sub>SPI1</sub>	Block current consumption at 1 Mbps	-	-	360	μA	_
SID238	I <sub>SPI2</sub>	Block current consumption at 4 Mbps	-	-	560	μA	_
SID239	I <sub>SPI3</sub>	Block current consumption at 8 Mbps	-	-	600	μA	-

#### Table 34. Fixed SPI AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	<b>Details/Conditions</b>
SID240	F <sub>SPI</sub>	SPI operating frequency (master; 6X oversampling)	-	-	8	MHz	_

#### Table 35. Fixed SPI Master Mode AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID241	T <sub>DMO</sub>	MOSI valid after Sclock driving edge	-	-	18	ns	_
SID242	T <sub>DSI</sub>	MISO valid before Sclock capturing edge. Full clock, late MISO sampling used	20	-	-	ns	Full clock, late MISO sampling
SID243	Т <sub>НМО</sub>	Previous MOSI data hold time	0	-	-	ns	Referred to Slave capturing edge

#### Table 36. Fixed SPI Slave Mode AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID244	T <sub>DMI</sub>	MOSI valid before Sclock capturing edge	40	-	-	ns	_
SID245	T <sub>DSO</sub>	MISO valid after Sclock driving edge	-	-	42 + 3 × T <sub>CPU</sub>	ns	_
SID246	T <sub>DSO_ext</sub>	MISO valid after Sclock driving edge in external clock mode	-	-	53	ns	V <sub>DD</sub> < 3.0 V
SID247	T <sub>HSO</sub>	Previous MISO data hold time	0	-	-	ns	-
SID248	T <sub>SSELSCK</sub>	SSEL valid to first SCK valid edge	100	_	_	ns	_

## Memory

### Table 37. Flash DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID249	V <sub>PE</sub>	Erase and program voltage	1.71	-	5.5	V	_
SID309	T <sub>WS48</sub>	Number of Wait states at 32–48 MHz	2	_	Ι		CPU execution from flash
SID310	T <sub>WS32</sub>	Number of Wait states at 16–32 MHz	1	_	_		CPU execution from flash
SID311	T <sub>WS16</sub>	Number of Wait states for 0–16 MHz	0	_			CPU execution from flash



# Table 47. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID296	F <sub>IMOTOL3</sub>	Frequency variation from 3 to 48 MHz	-	-	±2	%	With API-called calibration
SID297	F <sub>IMOTOL3</sub>	IMO startup time	-	-	12	μs	-

Internal Low-Speed Oscillator

### Table 48. ILO DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID298	I <sub>ILO2</sub>	ILO operating current at 32 kHz	_	0.3	1.05	μA	_

#### Table 49. ILO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID299	T <sub>STARTILO1</sub>	ILO startup time	-	-	2	ms	-
SID300	F <sub>ILOTRIM1</sub>	32-kHz trimmed frequency	15	32	50	kHz	-

#### Table 50. External Clock Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID301	ExtClkFreq	External clock input frequency	0	-	48	MHz	CMOS input level only
SID302	ExtClkDuty	Duty cycle; Measured at $V_{DD/2}$	45	-	55	%	CMOS input level only

### Table 51. UDB AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
Data Path							
SID303	F <sub>MAX-TIMER</sub>	Max frequency of 16-bit timer in a UDB pair	_	_	48	MHz	-
SID304	F <sub>MAX-ADDER</sub>	Max frequency of 16-bit adder in a UDB pair	_	_	48	MHz	_
SID305	F <sub>MAX_CRC</sub>	Max frequency of 16-bit CRC/PRS in a UDB pair	_	_	48	MHz	_
PLD Perfor	mance in UDB						
SID306	F <sub>MAX_PLD</sub>	Max frequency of 2-pass PLD function in a UDB pair	_	_	48	MHz	-
Clock to O	utput Performance						
SID307	T <sub>CLK_OUT_UDB1</sub>	Prop. delay for clock in to data out at 25 °C, Typical	_	15	_	ns	-
SID308	T <sub>CLK_OUT_UDB2</sub>	Prop. delay for clock in to data out, Worst case	_	25	_	ns	_



## Table 52. BLE Subsystem

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
<b>RF Receiv</b>	er Specification	•	•				
SID340		RX sensitivity with idle transmitter	_	-89	_	dBm	-
SID340A	RXS, IDLE	RX sensitivity with idle transmitter excluding Balun loss	-	-91	-	dBm	Guaranteed by design simulation
SID341	RXS, DIRTY	RX sensitivity with dirty transmitter	_	-87	-70	dBm	RF-PHY Specification (RCV-LE/CA/01/C)
SID342	RXS, HIGHGAIN	RX sensitivity in high-gain mode with idle transmitter	-	-91	-	dBm	-
SID343	PRXMAX	Maximum input power	-10	-1	-	dBm	RF-PHY Specification (RCV-LE/CA/06/C)
SID344	CI1	Co-channel interference, Wanted signal at –67 dBm and Inter- ferer at FRX	_	9	21	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID345	C12	Adjacent channel interference Wanted signal at –67 dBm and Inter- ferer at FRX ±1 MHz	_	3	15	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID346	CI3	Adjacent channel interference Wanted signal at –67 dBm and Inter- ferer at FRX ±2 MHz	_	-29	-	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID347	Cl4	Adjacent channel interference Wanted signal at –67 dBm and Inter- ferer at ≥FRX ±3 MHz	_	-39	-	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID348	C15	Adjacent channel interference Wanted Signal at –67 dBm and Inter- ferer at Image frequency (F <sub>IMAGE</sub> )	_	-20	_	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID349	CI6	Adjacent channel interference Wanted signal at –67 dBm and Inter- ferer at Image frequency (F <sub>IMAGE</sub> ± 1 MHz)	_	-30	_	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID350	OBB1	Out-of-band blocking, Wanted signal at –67 dBm and Inter- ferer at F = 30–2000 MHz	-30	-27	-	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
SID351	OBB2	Out-of-band blocking, Wanted signal at –67 dBm and Inter- ferer at F = 2003–2399 MHz	-35	-27	-	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
SID352	OBB3	Out-of-band blocking, Wanted signal at –67 dBm and Inter- ferer at F = 2484–2997 MHz	-35	-27	-	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
SID353	OBB4	Out-of-band blocking, Wanted signal a –67 dBm and Inter- ferer at F = 3000–12750 MHz	-30	-27	-	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
SID354	IMD	Intermodulation performance Wanted signal at –64 dBm and 1-Mbps BLE, third, fourth, and fifth offset channel	-50	_	_	dBm	RF-PHY Specification (RCV-LE/CA/05/C)
SID355	RXSE1	Receiver spurious emission 30 MHz to 1.0 GHz	_	_	-57	dBm	100-kHz measurement bandwidth ETSI EN300 328 V1.8.1



## Table 54. WCO Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID398	F <sub>WCO</sub>	Crystal frequency	-	32.768	-	kHz	-
SID399	FTOL	Frequency tolerance	-	50	-	ppm	-
SID400	ESR	Equivalent series resistance	-	50	-	kΩ	-
SID401	PD	Drive level – – 1		1	μW	-	
SID402	T <sub>START</sub>	Startup time	-	-	500	ms	_
SID403	CL	Crystal load capacitance	6	-	12.5	pF	-
SID404	C0	Crystal shunt capacitance	-	1.35	-	pF	-
SID405	I <sub>WCO1</sub>	Operating current (High-Power mode)	_	_	8	μA	_
SID406	I <sub>WCO2</sub>	Operating current (Low-Power mode)	_	_	2.6	μA	_



# **Ordering Information**

The PSoC 4200\_BL part numbers and features are listed in Table 55.

Table 55. PSoC 4200\_BL Part Numbers

Product Family	NGM	Max CPU Speed (MHz)	BLE subsystem	Flash (KB)	SRAM (KB)	UDB	Opamp	CapSense	TMG (Gestures)	Direct LCD Drive	12-bit SAR ADC	DMA	LP Comparators	TCPWM Blocks	SCB Blocks	GPIO	Package	Temperature Range
	CY8C4247LQI-BL473	48	4.1	128	16	4	4	-	-	-	1 Msps	-	2	4	2	36	QFN	85 °C
	CY8C4247FNI-BL473	48	4.1	128	16	4	4	_	-	-	1 Msps	-	2	4	2	36	CSP	85 °C
	CY8C4247LQI-BL453	48	4.1	128	16	4	4	1	-	-	1 Msps	-	2	4	2	36	QFN	85 °C
	CY8C4247LQI-BL463	48	4.1	128	16	4	4	-	-	1	1 Msps	-	2	4	2	36	QFN	85 °C
	CY8C4247LQI-BL483	48	4.1	128	16	4	4	1	-	1	1 Msps	-	2	4	2	36	QFN	85 °C
	CY8C4247LQI-BL493	48	4.1	128	16	4	4	1	1	1	1 Msps	-	2	4	2	36	QFN	85 °C
	CY8C4247FNI-BL483	48	4.1	128	16	4	4	1	-	1	1 Msps	-	2	4	2	36	68-CSP	85 °C
	CY8C4247FNI-BL493	48	4.1	128	16	4	4	1	1	1	1 Msps	-	2	4	2	36	68-CSP	85 °C
	CY8C4247FNQ-BL483	48	4.1	128	16	4	4	1	-	1	1 Msps	-	2	4	2	36	68-CSP	105 °C
	CY8C4247LQQ-BL483	48	4.1	128	16	4	4	1	-	1	1 Msps	-	2	4	2	36	QFN	105 °C
	CY8C4247FLI-BL493		4.1	128	16	4	4	1	1	1	1 Msps	-	2	4	2	36	Thin 68-CSP	85 °C
	CY8C4248LQI-BL473	48	4.1	256	32	4	4	Ι	-	-	1 Msps	1	2	4	2	36	QFN	85 °C
	CY8C4248LQI-BL453	48	4.1	256	32	4	4	1	-	-	1 Msps	1	2	4	2	36	QFN	85 °C
	CY8C4248LQI-BL483	48	4.1	256	32	4	4	1	-	1	1 Msps	1	2	4	2	36	QFN	85 °C
B	CY8C4248FNI-BL483	48	4.1	256	32	4	4	1	-	1	1 Msps	1	2	4	2	36	76-CSP	85 °C
C 420(	CY8C4248FLI-BL483	48	4.1	256	32	4	4	1	-	1	1 Msps	1	2	4	2	36	Thin 76-CSP	85 °C
Soc	CY8C4248LQI-BL543	48	4.2	256	32	Ι	2	I	-	Ι	1 Msps	1	Ι	4	2	36	QFN	85 °C
ш	CY8C4248FNI-BL543	48	4.2	256	32	-	2		-	-	1 Msps	1	-	4	2	36	76-CSP	85 °C
	CY8C4248LQI-BL573	48	4.2	256	32	4	4	-	-	-	1 Msps	1	2	4	2	36	QFN	85 °C
	CY8C4248FNI-BL573	48	4.2	256	32	4	4		-	-	1 Msps	1	2	4	2	36	76-CSP	85 °C
	CY8C4248LQI-BL553	48	4.2	256	32	4	4	1	-	-	1 Msps	1	2	4	2	36	QFN	85 °C
	CY8C4248FNI-BL553	48	4.2	256	32	4	4	1	-	-	1 Msps	1	2	4	2	36	76-CSP	85 °C
	CY8C4248LQI-BL563	48	4.2	256	32	4	4	-	-	1	1 Msps	1	2	4	2	36	QFN	85 °C
	CY8C4248FNI-BL563	48	4.2	256	32	4	4	-	-	1	1 Msps	1	2	4	2	36	76-CSP	85 °C
	CY8C4248LQI-BL583	48	4.2	256	32	4	4	1	-	1	1 Msps	1	2	4	2	36	QFN	85 °C
	CY8C4248FNI-BL583		4.2	256	32	4	4	1	-	1	1 Msps	1	2	4	2	36	76-CSP	85 °C
	CY8C4248FLI-BL583	48	4.2	256	32	4	4	1	-	1	1 Msps	1	2	4	2	36	Thin 76-CSP	85 °C
	CY8C4248LQQ-BL583	48	4.2	256	32	4	4	1	-	1	1 Msps	1	2	4	2	36	QFN	105 °C
	CY8C4248FNQ-BL583	48	4.2	256	32	4	4	1	-	1	1 Msps	1	2	4	2	36	76-CSP	105 °C
	CY8C4248LQI-BL593	48	4.2	256	32	4	4	1	1	1	1 Msps	1	2	4	2	36	QFN	85 °C
	CY8C4248FNI-BL593	48	4.2	256	32	4	4	1	1	1	1 Msps	1	2	4	2	36	76-CSP	85 °C



# Packaging

## Table 56. Package Characteristics

Parameter	Description	Conditions	Min	Тур	Max	Units
T <sub>A</sub>	Operating ambient temperature	_	-40	25.00	105	°C
TJ	Operating junction temperature	-	-40	-	125	°C
T <sub>JA</sub>	Package $\theta_{JA}$ (56-pin QFN)	_	-	16.9	-	°C/watt
T <sub>JC</sub>	Package $\theta_{JC}$ (56-pin QFN)	_	-	9.7	-	°C/watt
T <sub>JA</sub>	Package $\theta_{JA}$ (76-ball WLCSP)	_	-	20.1	-	°C/watt
T <sub>JC</sub>	Package $\theta_{JC}$ (76-ball WLCSP)	_	-	0.19	-	°C/watt
T <sub>JA</sub>	Package $\theta_{JA}$ (76-ball Thin WLCSP)	_	-	20.9	-	°C/watt
T <sub>JC</sub>	Package $\theta_{\text{JC}}$ (76-ball Thin WLCSP)	_	-	0.17	-	°C/watt
T <sub>JA</sub>	Package $\theta_{JA}$ (68-ball WLCSP)		-	16.6	-	°C/watt
T <sub>JC</sub>	Package $\theta_{JC}$ (68-ball WLCSP)		-	0.19	-	°C/watt
T <sub>JA</sub>	Package $\theta_{JA}$ (68-ball Thin WLCSP)		-	16.6	-	°C/watt
T <sub>JC</sub>	Package $\theta_{\text{JC}}$ (68-ball Thin WLCSP)		-	0.19	-	°C/watt

#### Table 57. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
All packages	260 °C	30 seconds

#### Table 58. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Package	MSL
56-pin QFN	MSL 3
All WLCSP packages	MSL 1

## Table 59. Package Details

Spec ID	Package	Description
001-58740 Rev. *C	56-pin QFN	7.0 mm × 7.0 mm × 0.6 mm
001-96603 Rev. *A	76-ball WLCSP	4.04 mm × 3.87 mm × 0.55 mm
002-10658, Rev. **	76-ball thin WLCSP	4.04 mm × 3.87 mm × 0.4 mm
001-92343 Rev. *A	68-ball WLCSP	3.52 mm × 3.91 mm × 0.55 mm
001-99408 Rev **	68-ball Thin WLCSP	52 mm × 3.91 mm × 0.4 mm







001-96603 \*B

SYMBOL

A

A1

D

Е

D1

E1

MD

ME

Ν

Øb

eD

еE

SD

SE



# **Revision History**

Description Title: PSoC <sup>®</sup> 4: 4200_BLE Family Datasheet Programmable System-on-Chip (PSoC <sup>®</sup> ) Document Number: 002-23053							
Revision	ECN	Orig. of Change	Submission Date	Description of Change			
**	6078076	PMAD/ WKA	02/22/2018	New datasheet			