



Welcome to [E-XFL.COM](#)


What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | ARM® Cortex®-M0 |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | I ² C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART |
| Peripherals | Bluetooth, Brown-out Detect/Reset, Cap Sense, DMA LVD, POR, PWM, SmartCard, SmartSense, WDT |
| Number of I/O | 36 |
| Program Memory Size | 256KB (256K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 32K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 5.5V |
| Data Converters | A/D 16x12b SAR; D/A 2xIDAC |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 56-UFQFN Exposed Pad |
| Supplier Device Package | 56-QFN (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4248lqi-bl453 |

Figure 2. Block Diagram


The PSoC 4200_BLE devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.


The Arm SWD interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debugging.

The PSoC Creator IDE provides fully integrated programming and debugging support for the PSoC 4200_BLE devices. The SWD interface is fully compatible with industry-standard third-party tools. With the ability to disable debug features, very robust flash protection, and allowing customer-proprietary functionality to be implemented in on-chip programmable blocks, the PSoC 4200_BLE family provides a level of security not possible with multi-chip application solutions or with microcontrollers.

Debug circuits are enabled by default and can only be disabled in firmware. If not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with the new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. Because all programming, debug, and test interfaces are disabled when maximum device security is enabled, PSoC 4200_BLE with device security enabled may not be returned for failure analysis. This is a trade-off the PSoC 4200_BLE allows the customer to make.

Figure 3. PSoC 4200_BLE MCU Clocking Architecture


The HFCLK signal can be divided down (see Figure 3) to generate synchronous clocks for the UDBs, and the analog and digital peripherals. There are a total of 12 clock dividers for PSoC 4200_BLE: ten with 16-bit divide capability and two with 16.5-bit divide capability. This allows the generation of 16 divided clock signals, which can be used by peripheral blocks. The analog clock leads the digital clocks to allow analog events to occur before the digital clock-related noise is generated. The 16-bit and 16.5-bit dividers allow a lot of flexibility in generating fine-grained frequency values and are fully supported in PSoC Creator.

Reset

PSoC 4200_BLE device can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through resets and allows the software to determine the cause of the reset. An XRES pin is reserved for an external reset to avoid complications with the configuration and multiple pin functions during power-on or reconfiguration. The XRES pin has an internal pull-up resistor that is always enabled.

Voltage Reference

The PSoC 4200_BLE reference system generates all internally required references. A one-percent voltage reference spec is provided for the 12-bit ADC. To allow better signal-to-noise ratios (SNR) and better absolute accuracy, it is possible to bypass the internal reference using a GPIO pin or use an external reference for the SAR. Refer to Table 19, "SAR ADC AC Specifications," on page 26 for details.

BLE Radio and Subsystem

PSoC 4200_BLE incorporates a Bluetooth Smart subsystem that contains the Physical Layer (PHY) and Link Layer (LL) engines with an embedded AES-128 security engine. The physical layer consists of the digital PHY and the RF transceiver that transmits and receives GFSK packets at 1 Mbps over a 2.4-GHz ISM band, which is compliant with Bluetooth Smart Bluetooth Specification 4.2. The baseband controller is a composite hardware and firmware implementation that supports both master and slave modes. Key protocol elements, such as HCI and link control, are implemented in firmware. Time-critical functional blocks, such as encryption, CRC, data whitening, and access code correlation, are implemented in hardware (in the LL engine).

The RF transceiver contains an integrated balun, which provides a single-ended RF port pin to drive a 50-Ω antenna via a matching/filtering network. In the receive direction, this block converts the RF signal from the antenna to a digital bit stream after performing GFSK demodulation. In the transmit direction, this block performs GFSK modulation and then converts a digital baseband signal to a radio frequency before transmitting it to air through the antenna.

The Bluetooth Smart Radio and Subsystem (BLESS) requires a 1.9-V minimum supply (the range varies from 1.9 V to 5.5 V).

Key features of BLESS are as follows:

- Master and slave single-mode protocol stack with logical link control and adaptation protocol (L2CAP), attribute (ATT), and security manager (SM) protocols
- API access to generic attribute profile (GATT), generic access profile (GAP), and L2CAP
- L2CAP connection-oriented channel
- GAP features
 - Broadcaster, Observer, Peripheral, and Central roles
 - Security mode 1: Level 1, 2, 3, and 4
 - Security mode 2: Level 1 and 2
 - User-defined advertising data
 - Multiple bond support
- GATT features
 - GATT client and server
 - Supports GATT sub-procedures
 - 32-bit universally unique identifier (UUID)
- Security Manager (SM)
 - Pairing methods: Just works, Passkey Entry, Out of Band and Numeric Comparison
 - Authenticated man-in-the-middle (MITM) protection and data signing
 - LE Secure Connections (Bluetooth 4.2 feature)
- Link Layer (LL)
 - Master and Slave roles
 - 128-bit AES engine
 - Encryption
 - Low-duty cycle advertising
 - LE Ping
 - LE Data Packet Length Extension (Bluetooth 4.2 feature)
 - Link Layer Privacy (with extended scanning filter policy, Bluetooth 4.2 feature)
- Supports all SIG-adopted BLE profiles

Pinouts

Table 1 shows the pin list for the PSoC 4200_BLE device. Port 3 consists of the high-speed analog inputs for the SAR mux. All pins support CSD CapSense and analog mux bus connections.

Table 1. PSoC 4200_BLE Pin List (QFN Package)

| Pin | Name | Type | Description |
|-----|--------------|---------|--|
| 1 | VDDD | POWER | 1.71-V to 5.5-V digital supply |
| 2 | XTAL32O/P6.0 | CLOCK | 32.768-kHz crystal |
| 3 | XTAL32I/P6.1 | CLOCK | 32.768-kHz crystal or external clock input |
| 4 | XRES | RESET | Reset, active LOW |
| 5 | P4.0 | GPIO | Port 4 Pin 0, lcd, csd |
| 6 | P4.1 | GPIO | Port 4 Pin 1, lcd, csd |
| 7 | P5.0 | GPIO | Port 5 Pin 0, lcd, csd |
| 8 | P5.1 | GPIO | Port 5 Pin 1, lcd, csd |
| 9 | VSSD | GROUND | Digital ground |
| 10 | VDDR | POWER | 1.9-V to 5.5-V radio supply |
| 11 | GANT1 | GROUND | Antenna shielding ground |
| 12 | ANT | ANTENNA | Antenna pin |
| 13 | GANT2 | GROUND | Antenna shielding ground |
| 14 | VDDR | POWER | 1.9-V to 5.5-V radio supply |
| 15 | VDDR | POWER | 1.9-V to 5.5-V radio supply |
| 16 | XTAL24I | CLOCK | 24-MHz crystal or external clock input |
| 17 | XTAL24O | CLOCK | 24-MHz crystal |
| 18 | VDDR | POWER | 1.9-V to 5.5-V radio supply |
| 19 | P0.0 | GPIO | Port 0 Pin 0, lcd, csd |
| 20 | P0.1 | GPIO | Port 0 Pin 1, lcd, csd |
| 21 | P0.2 | GPIO | Port 0 Pin 2, lcd, csd |
| 22 | P0.3 | GPIO | Port 0 Pin 3, lcd, csd |
| 23 | VDDD | POWER | 1.71-V to 5.5-V digital supply |
| 24 | P0.4 | GPIO | Port 0 Pin 4, lcd, csd |
| 25 | P0.5 | GPIO | Port 0 Pin 5, lcd, csd |
| 26 | P0.6 | GPIO | Port 0 Pin 6, lcd, csd |
| 27 | P0.7 | GPIO | Port 0 Pin 7, lcd, csd |
| 28 | P1.0 | GPIO | Port 1 Pin 0, lcd, csd |
| 29 | P1.1 | GPIO | Port 1 Pin 1, lcd, csd |
| 30 | P1.2 | GPIO | Port 1 Pin 2, lcd, csd |
| 31 | P1.3 | GPIO | Port 1 Pin 3, lcd, csd |
| 32 | P1.4 | GPIO | Port 1 Pin 4, lcd, csd |
| 33 | P1.5 | GPIO | Port 1 Pin 5, lcd, csd |
| 34 | P1.6 | GPIO | Port 1 Pin 6, lcd, csd |
| 35 | P1.7 | GPIO | Port 1 Pin 7, lcd, csd |
| 36 | VDDA | POWER | 1.71-V to 5.5-V analog supply |
| 37 | P2.0 | GPIO | Port 2 Pin 0, lcd, csd |
| 38 | P2.1 | GPIO | Port 2 Pin 1, lcd, csd |
| 39 | P2.2 | GPIO | Port 2 Pin 2, lcd, csd |

Table 1. PSoC 4200_BLE Pin List (QFN Package) (continued)

| Pin | Name | Type | Description |
|-----|------|--------|--|
| 40 | P2.3 | GPIO | Port 2 Pin 3, lcd, csd |
| 41 | P2.4 | GPIO | Port 2 Pin 4, lcd, csd |
| 42 | P2.5 | GPIO | Port 2 Pin 5, lcd, csd |
| 43 | P2.6 | GPIO | Port 2 Pin 6, lcd, csd |
| 44 | P2.7 | GPIO | Port 2 Pin 7, lcd, csd |
| 45 | VREF | REF | 1.024-V reference |
| 46 | VDDA | POWER | 1.71-V to 5.5-V analog supply |
| 47 | P3.0 | GPIO | Port 3 Pin 0, lcd, csd |
| 48 | P3.1 | GPIO | Port 3 Pin 1, lcd, csd |
| 49 | P3.2 | GPIO | Port 3 Pin 2, lcd, csd |
| 50 | P3.3 | GPIO | Port 3 Pin 3, lcd, csd |
| 51 | P3.4 | GPIO | Port 3 Pin 4, lcd, csd |
| 52 | P3.5 | GPIO | Port 3 Pin 5, lcd, csd |
| 53 | P3.6 | GPIO | Port 3 Pin 6, lcd, csd |
| 54 | P3.7 | GPIO | Port 3 Pin 7, lcd, csd |
| 55 | VSSA | GROUND | Analog ground |
| 56 | VCCD | POWER | Regulated 1.8-V supply, connect to 1.3-μF capacitor. |
| 57 | EPAD | GROUND | Ground paddle for the QFN package |

Table 2. PSoC 4200_BLE Pin List (WLCSP Package)

| Pin | Name | Type | Description |
|-----|--------------|---------|---|
| A1 | NC | NC | Do not connect |
| A2 | VREF | REF | 1.024-V reference |
| A3 | VSSA | GROUND | Analog ground |
| A4 | P3.3 | GPIO | Port 3 Pin 3, analog/digital/lcd/csd |
| A5 | P3.7 | GPIO | Port 3 Pin 7, analog/digital/lcd/csd |
| A6 | VSSD | GROUND | Digital ground |
| A7 | VSSA | GROUND | Analog ground |
| A8 | VCCD | POWER | Regulated 1.8-V supply, connect to 1-μF capacitor |
| A9 | VDDD | POWER | 1.71-V to 5.5-V digital supply |
| B1 | NB | NO BALL | No Ball |
| B2 | P2.3 | GPIO | Port 2 Pin 3, analog/digital/lcd/csd |
| B3 | VSSA | GROUND | Analog ground |
| B4 | P2.7 | GPIO | Port 2 Pin 7, analog/digital/lcd/csd |
| B5 | P3.4 | GPIO | Port 3 Pin 4, analog/digital/lcd/csd |
| B6 | P3.5 | GPIO | Port 3 Pin 5, analog/digital/lcd/csd |
| B7 | P3.6 | GPIO | Port 3 Pin 6, analog/digital/lcd/csd |
| B8 | XTAL32I/P6.1 | CLOCK | 32.768-kHz crystal or external clock input |
| B9 | XTAL32O/P6.0 | CLOCK | 32.768-kHz crystal |
| C1 | NC | NC | Do not connect |

Table 2. PSoC 4200_BLE Pin List (WLCSP Package) (continued)

| Pin | Name | Type | Description |
|-----|------|--------|--------------------------------------|
| C2 | VSSA | GROUND | Analog ground |
| C3 | P2.2 | GPIO | Port 2 Pin 2, analog/digital/lcd/csd |
| C4 | P2.6 | GPIO | Port 2 Pin 6, analog/digital/lcd/csd |
| C5 | P3.0 | GPIO | Port 3 Pin 0, analog/digital/lcd/csd |
| C6 | P3.1 | GPIO | Port 3 Pin 1, analog/digital/lcd/csd |
| C7 | P3.2 | GPIO | Port 3 Pin 2, analog/digital/lcd/csd |
| C8 | XRES | RESET | Reset, active LOW |
| C9 | P4.0 | GPIO | Port 4 Pin 0, analog/digital/lcd/csd |
| D1 | NC | NC | Do not connect |
| D2 | P1.7 | GPIO | Port 1 Pin 7, analog/digital/lcd/csd |
| D3 | VDDA | POWER | 1.71-V to 5.5-V analog supply |
| D4 | P2.0 | GPIO | Port 2 Pin 0, analog/digital/lcd/csd |
| D5 | P2.1 | GPIO | Port 2 Pin 1, analog/digital/lcd/csd |
| D6 | P2.5 | GPIO | Port 2 Pin 5, analog/digital/lcd/csd |
| D7 | VSSD | GROUND | Digital ground |
| D8 | P4.1 | GPIO | Port 4 Pin 1, analog/digital/lcd/csd |
| D9 | P5.0 | GPIO | Port 5 Pin 0, analog/digital/lcd/csd |
| E1 | NC | NC | Do not connect |
| E2 | P1.2 | GPIO | Port 1 Pin 2, analog/digital/lcd/csd |
| E3 | P1.3 | GPIO | Port 1 Pin 3, analog/digital/lcd/csd |
| E4 | P1.4 | GPIO | Port 1 Pin 4, analog/digital/lcd/csd |
| E5 | P1.5 | GPIO | Port 1 Pin 5, analog/digital/lcd/csd |
| E6 | P1.6 | GPIO | Port 1 Pin 6, analog/digital/lcd/csd |
| E7 | P2.4 | GPIO | Port 2 Pin 4, analog/digital/lcd/csd |
| E8 | P5.1 | GPIO | Port 5 Pin 1, analog/digital/lcd/csd |
| E9 | VSSD | GROUND | Digital ground |
| F1 | NC | NC | Do not connect |
| F2 | VSSD | GROUND | Digital ground |
| F3 | P0.7 | GPIO | Port 0 Pin 7, analog/digital/lcd/csd |
| F4 | P0.3 | GPIO | Port 0 Pin 3, analog/digital/lcd/csd |
| F5 | P1.0 | GPIO | Port 1 Pin 0, analog/digital/lcd/csd |
| F6 | P1.1 | GPIO | Port 1 Pin 1, analog/digital/lcd/csd |
| F7 | VSSR | GROUND | Radio ground |
| F8 | VSSR | GROUND | Radio ground |
| F9 | VDDR | POWER | 1.9-V to 5.5-V radio supply |
| G1 | NC | NC | Do not connect |
| G2 | P0.6 | GPIO | Port 0 Pin 6, analog/digital/lcd/csd |
| G3 | VDDD | POWER | 1.71-V to 5.5-V digital supply |
| G4 | P0.2 | GPIO | Port 0 Pin 2, analog/digital/lcd/csd |
| G5 | VSSD | GROUND | Digital ground |

The selection of peripheral function for different GPIO pins is given in [Table 4](#).

Table 4. Port Pin Connections

| Name | Analog | Digital | | | | | |
|--------------|---------------|---------|-------------|------------------|---------------------------|-----------------|------------------|
| | | GPIO | Active #0 | Active #1 | Active #2 | Deep Sleep #0 | Deep Sleep #1 |
| P0.0 | COMP0_INP | GPIO | TCPWM0_P[3] | SCB1_UART_RX[1] | – | SCB1_I2C_SDA[1] | SCB1_SPI_MOSI[1] |
| P0.1 | COMP0_INN | GPIO | TCPWM0_N[3] | SCB1_UART_TX[1] | – | SCB1_I2C_SCL[1] | SCB1_SPI_MISO[1] |
| P0.2 | – | GPIO | TCPWM1_P[3] | SCB1_UART_RTS[1] | – | COMP0_OUT[0] | SCB1_SPI_SS0[1] |
| P0.3 | – | GPIO | TCPWM1_N[3] | SCB1_UART_CTS[1] | – | COMP1_OUT[0] | SCB1_SPI_SCLK[1] |
| P0.4 | COMP1_INP | GPIO | TCPWM1_P[0] | SCB0_UART_RX[1] | EXT_CLK[0]/ ECO_OUT[0] | SCB0_I2C_SDA[1] | SCB0_SPI_MOSI[1] |
| P0.5 | COMP1_INN | GPIO | TCPWM1_N[0] | SCB0_UART_TX[1] | – | SCB0_I2C_SCL[1] | SCB0_SPI_MISO[1] |
| P0.6 | – | GPIO | TCPWM2_P[0] | SCB0_UART_RTS[1] | – | SWDIO[0] | SCB0_SPI_SS0[1] |
| P0.7 | – | GPIO | TCPWM2_N[0] | SCB0_UART_CTS[1] | – | SWDCLK[0] | SCB0_SPI_SCLK[1] |
| P1.0 | CTBm1_OA0_INP | GPIO | TCPWM0_P[1] | – | – | COMP0_OUT[1] | WCO_OUT[2] |
| P1.1 | CTBm1_OA0_INN | GPIO | TCPWM0_N[1] | – | – | COMP1_OUT[1] | SCB1_SPI_SS1 |
| P1.2 | CTBm1_OA0_OUT | GPIO | TCPWM1_P[1] | – | – | – | SCB1_SPI_SS2 |
| P1.3 | CTBm1_OA1_OUT | GPIO | TCPWM1_N[1] | – | – | – | SCB1_SPI_SS3 |
| P1.4 | CTBm1_OA1_INN | GPIO | TCPWM2_P[1] | SCB0_UART_RX[0] | – | SCB0_I2C_SDA[0] | SCB0_SPI_MOSI[1] |
| P1.5 | CTBm1_OA1_INP | GPIO | TCPWM2_N[1] | SCB0_UART_TX[0] | – | SCB0_I2C_SCL[0] | SCB0_SPI_MISO[1] |
| P1.6 | CTBm1_OA0_INP | GPIO | TCPWM3_P[1] | SCB0_UART_RTS[0] | – | – | SCB0_SPI_SS0[1] |
| P1.7 | CTBm1_OA1_INP | GPIO | TCPWM3_N[1] | SCB0_UART_CTS[0] | – | – | SCB0_SPI_SCLK[1] |
| P2.0 | CTBm0_OA0_INP | GPIO | – | – | – | – | SCB0_SPI_SS1 |
| P2.1 | CTBm0_OA0_INN | GPIO | – | – | – | – | SCB0_SPI_SS2 |
| P2.2 | CTBm0_OA0_OUT | GPIO | – | – | – | WAKEUP | SCB0_SPI_SS3 |
| P2.3 | CTBm0_OA1_OUT | GPIO | – | – | – | – | WCO_OUT[1] |
| P2.4 | CTBm0_OA1_INN | GPIO | – | – | – | – | – |
| P2.5 | CTBm0_OA1_INP | GPIO | – | – | – | – | – |
| P2.6 | CTBm0_OA0_INP | GPIO | – | – | – | – | – |
| P2.7 | CTBm0_OA1_INP | GPIO | – | – | EXT_CLK[1]/ECO_OUT[1] | – | – |
| P3.0 | SARMUX_0 | GPIO | TCPWM0_P[2] | SCB0_UART_RX[2] | – | SCB0_I2C_SDA[2] | – |
| P3.1 | SARMUX_1 | GPIO | TCPWM0_N[2] | SCB0_UART_TX[2] | – | SCB0_I2C_SCL[2] | – |
| P3.2 | SARMUX_2 | GPIO | TCPWM1_P[2] | SCB0_UART_RTS[2] | – | – | – |
| P3.3 | SARMUX_3 | GPIO | TCPWM1_N[2] | SCB0_UART_CTS[2] | – | – | – |
| P3.4 | SARMUX_4 | GPIO | TCPWM2_P[2] | SCB1_UART_RX[2] | – | SCB1_I2C_SDA[2] | – |
| P3.5 | SARMUX_5 | GPIO | TCPWM2_N[2] | SCB1_UART_TX[2] | – | SCB1_I2C_SCL[2] | – |
| P3.6 | SARMUX_6 | GPIO | TCPWM3_P[2] | SCB1_UART_RTS[2] | – | – | – |
| P3.7 | SARMUX_7 | GPIO | TCPWM3_N[2] | SCB1_UART_CTS[2] | – | – | WCO_OUT[0] |
| P4.0 | CMOD | GPIO | TCPWM0_P[0] | SCB1_UART_RTS[0] | – | – | SCB1_SPI_MOSI[0] |
| P4.1 | CTANK | GPIO | TCPWM0_N[0] | SCB1_UART_CTS[0] | – | – | SCB1_SPI_MISO[0] |
| P5.0 | – | GPIO | TCPWM3_P[0] | SCB1_UART_RX[0] | EXTPA_EN | SCB1_I2C_SDA[0] | SCB1_SPI_SS0[0] |
| P5.1 | – | GPIO | TCPWM3_N[0] | SCB1_UART_TX[0] | EXT_CLK[2]/ECO_OUT[2] | SCB1_I2C_SCL[0] | SCB1_SPI_SCLK[0] |
| P6.0_XTAL320 | – | GPIO | – | – | – | – | – |
| P6.1_XTAL321 | – | GPIO | – | – | – | – | – |

Electrical Specifications

Absolute Maximum Ratings

Table 5. Absolute Maximum Ratings^[1]

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------|-----------------------------|--|------|-----|-----------------------|-------|--|
| SID1 | V _{DDD_ABS} | Analog, digital, or radio supply relative to V _{SS} (V _{SSD} = V _{SSA}) | −0.5 | – | 6 | V | Absolute max |
| SID2 | V _{CCD_ABS} | Direct digital core voltage input relative to V _{SSD} | −0.5 | – | 1.95 | V | Absolute max |
| SID3 | V _{GPIO_ABS} | GPIO voltage | −0.5 | – | V _{DD} + 0.5 | V | Absolute max |
| SID4 | I _{GPIO_ABS} | Maximum current per GPIO | −25 | – | 25 | mA | Absolute max |
| SID5 | I _{GPIO_injection} | GPIO injection current, Max for V _{IH} > V _{DDD} , and Min for V _{IL} < V _{SS} | −0.5 | – | 0.5 | mA | Absolute max, current injected per pin |
| BID57 | ESD_HBM | Electrostatic discharge human body model | 2200 | – | – | V | – |
| BID58 | ESD_CDM | Electrostatic discharge charged device model | 500 | – | – | V | – |
| BID61 | LU | Pin current for latch-up | −200 | – | 200 | mA | – |

Device-Level Specifications

All specifications are valid for −40 °C ≤ T_A ≤ 85 °C and T_J ≤ 100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 6. DC Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|--|-------------------|---|------|-----|------|-------|------------------------------------|
| SID6 | V _{DD} | Power supply input voltage (V _{DDA} = V _{DDD} = V _{DD}) | 1.8 | – | 5.5 | V | With regulator enabled |
| SID7 | V _{DD} | Power supply input voltage unregulated (V _{DDA} = V _{DDD} = V _{DD}) | 1.71 | 1.8 | 1.89 | V | Internally unregulated Supply |
| SID8 | V _{DDR} | Radio supply voltage (Radio ON) | 1.9 | – | 5.5 | V | – |
| SID8A | V _{DDR} | Radio supply voltage (Radio OFF) | 1.71 | – | 5.5 | V | – |
| SID9 | V _{CCD} | Digital regulator output voltage (for core logic) | – | 1.8 | – | V | – |
| SID10 | C _{VCCD} | Digital regulator output bypass capacitor | 1 | 1.3 | 1.6 | μF | X5R ceramic or better |
| Active Mode, V_{DD} = 1.71 V to 5.5 V | | | | | | | – |
| SID13 | I _{DD3} | Execute from flash; CPU at 3 MHz | – | 2.1 | – | mA | T = 25 °C, V _{DD} = 3.3 V |
| SID14 | I _{DD4} | Execute from flash; CPU at 3 MHz | – | – | – | mA | T = −40 °C to 85 °C |
| SID15 | I _{DD5} | Execute from flash; CPU at 6 MHz | – | 2.5 | – | mA | T = 25 °C, V _{DD} = 3.3 V |
| SID16 | I _{DD6} | Execute from flash; CPU at 6 MHz | – | – | – | mA | T = −40 °C to 85 °C |
| SID17 | I _{DD7} | Execute from flash; CPU at 12 MHz | – | 4 | – | mA | T = 25 °C, V _{DD} = 3.3 V |
| SID18 | I _{DD8} | Execute from flash; CPU at 12 MHz | – | – | – | mA | T = −40 °C to 85 °C |

Note

- Usage above the absolute maximum conditions listed in Table 5 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.

Table 6. DC Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|--|-------------------|---------------------------------------|-----|-----|-----|-------|---|
| SID41 | I _{DD31} | GPIO and reset active | – | – | – | nA | T = 25 °C |
| SID42 | I _{DD32} | GPIO and reset active | – | – | – | nA | T = –40 °C to 85 °C |
| Stop Mode, V_{DD} = 1.8 to 3.6 V | | | | | | | |
| SID43 | I _{DD33} | Stop mode current (V _{DD}) | – | 20 | – | nA | T = 25 °C, V _{DD} = 3.3 V |
| SID44 | I _{DD34} | Stop mode current (V _{DDR}) | – | 40 | – | nA | T = 25 °C, V _{DDR} = 3.3 V |
| SID45 | I _{DD35} | Stop mode current (V _{DD}) | – | – | – | nA | T = –40 °C to 85 °C |
| SID46 | I _{DD36} | Stop mode current (V _{DDR}) | – | – | – | nA | T = –40 °C to 85 °C, V _{DDR} = 1.9 V to 3.6 V |
| Stop Mode, V_{DD} = 3.6 to 5.5 V | | | | | | | |
| SID47 | I _{DD37} | Stop mode current (V _{DD}) | – | – | – | nA | T = 25 °C, V _{DD} = 5 V |
| SID48 | I _{DD38} | Stop mode current (V _{DDR}) | – | – | – | nA | T = 25 °C, V _{DDR} = 5 V |
| SID49 | I _{DD39} | Stop mode current (V _{DD}) | – | – | – | nA | T = –40 °C to 85 °C |
| SID50 | I _{DD40} | Stop mode current (V _{DDR}) | – | – | – | nA | T = –40 °C to 85 °C |
| Stop Mode, V_{DD} = 1.71 to 1.89 V (Regulator Bypassed) | | | | | | | |
| SID51 | I _{DD41} | Stop mode current (V _{DD}) | – | – | – | nA | T = 25 °C |
| SID52 | I _{DD42} | Stop mode current (V _{DD}) | – | – | – | nA | T = –40 °C to 85 °C |

Table 7. AC Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------|------------------------|-----------------------------|-----|-----|-----|-------|---|
| SID53 | F _{CPU} | CPU frequency | DC | – | 48 | MHz | 1.71 V ≤ V _{DD} ≤ 5.5 V |
| SID54 | T _{SLEEP} | Wakeup from Sleep mode | – | 0 | – | μs | Guaranteed by characterization |
| SID55 | T _{DEEPSLEEP} | Wakeup from Deep Sleep mode | – | – | 25 | μs | 24-MHz IMO. Guaranteed by characterization. |
| SID56 | T _{HIBERNATE} | Wakeup from Hibernate mode | – | – | 0.7 | ms | Guaranteed by characterization |
| SID57 | T _{STOP} | Wakeup from Stop mode | – | – | 2.2 | ms | Guaranteed by characterization |

Table 9. GPIO AC Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------|-----------------------|---|-----|-----|------|-------|--------------------------------------|
| SID83 | F _{GPIOOUT2} | GPIO Fout; 1.7 V ≤ V _{DD} ≤ 3.3 V. Fast-Strong mode | – | – | 16.7 | MHz | 90/10%, 25-pF load, 60/40 duty cycle |
| SID84 | F _{GPIOOUT3} | GPIO Fout; 3.3 V ≤ V _{DD} ≤ 5.5 V. Slow-Strong mode | – | – | 7 | MHz | 90/10%, 25-pF load, 60/40 duty cycle |
| SID85 | F _{GPIOOUT4} | GPIO Fout; 1.7 V ≤ V _{DD} ≤ 3.3 V. Slow-Strong mode | – | – | 3.5 | MHz | 90/10%, 25-pF load, 60/40 duty cycle |
| SID86 | F _{GPIOIN} | GPIO input operating frequency; 1.71 V ≤ V _{DD} ≤ 5.5 V | – | – | 48 | MHz | 90/10% V _{IO} |

Table 10. OVT GPIO DC Specifications (P5_0 and P5_1 Only)

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------|-----------------|--|-----|-----|-----|-------|--|
| SID71A | I _{IL} | Input leakage current (absolute value), V _{IH} > V _{DD} | – | – | 10 | μA | 25 °C, V _{DD} = 0 V, V _{IH} = 3.0 V |
| SID66A | V _{OL} | Output voltage LOW level | – | – | 0.4 | V | I _{OL} = 20-mA, V _{DD} > 2.9-V |

Table 11. OVT GPIO AC Specifications (P5_0 and P5_1 Only)

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------|------------------------|--|-----|-----|-----|-------|---|
| SID78A | T _{RISE_OVFS} | Output rise time in Fast-Strong mode | 1.5 | – | 12 | ns | 25-pF load, 10%–90%, V _{DD} =3.3-V |
| SID79A | T _{FALL_OVFS} | Output fall time in Fast-Strong mode | 1.5 | – | 12 | ns | 25-pF load, 10%–90%, V _{DD} =3.3-V |
| SID80A | T _{RISSS} | Output rise time in Slow-Strong mode | 10 | – | 60 | ns | 25-pF load, 10%–90%, V _{DD} =3.3-V |
| SID81A | T _{FALLSS} | Output fall time in Slow-Strong mode | 10 | – | 60 | ns | 25-pF load, 10%–90%, V _{DD} =3.3-V |
| SID82A | F _{GPIOOUT1} | GPIO F _{OUT} ; 3.3 V ≤ V _{DD} ≤ 5.5 V Fast-Strong mode | – | – | 24 | MHz | 90/10%, 25-pF load, 60/40 duty cycle |
| SID83A | F _{GPIOOUT2} | GPIO F _{OUT} ; 1.71 V ≤ V _{DD} ≤ 3.3 V Fast-Strong mode | – | – | 16 | MHz | 90/10%, 25-pF load, 60/40 duty cycle |

XRES

Table 12. XRES DC Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------|----------------------|--|------------------------|-----|------------------------|-------|------------------------|
| SID87 | V _{IH} | Input voltage HIGH threshold | 0.7 × V _{DDD} | – | – | V | CMOS input |
| SID88 | V _{IL} | Input voltage LOW threshold | – | – | 0.3 × V _{DDD} | V | CMOS input |
| SID89 | R _{pullup} | Pull-up resistor | 3.5 | 5.6 | 8.5 | kΩ | – |
| SID90 | C _{IN} | Input capacitance | – | 3 | – | pF | – |
| SID91 | V _{HYSXRES} | Input voltage hysteresis | – | 100 | – | mV | – |
| SID92 | I _{DIODE} | Current through protection diode to V _{DDD} /V _{SS} | – | – | 100 | μA | – |

Table 14. Opamp Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|---|-----------------------|---|-----|------|----------------------|---------|------------------------|
| SID122 | V _{N3} | Input referred, 10-kHz, power = high | – | 28 | – | nV/rtHz | – |
| SID123 | V _{N4} | Input referred, 100-kHz, power = high | – | 15 | – | nV/rtHz | – |
| SID124 | C _{LOAD} | Stable up to maximum load. Performance specs at 50 pF | – | – | 125 | pF | – |
| SID125 | Slew_rate | Cload = 50 pF, Power = High, V _{DDA} ≥ 2.7 V | 6 | – | – | V/μsec | – |
| SID126 | T _{op_wake} | From disable to enable, no external RC dominating | – | 300 | – | μsec | – |
| Comp_mode (Comparator Mode; 50-mV Drive, T_{RISE} = T_{FALL} (Approx.)) | | | | | | | |
| SID127 | T _{PD1} | Response time; power = high | – | 150 | – | nsec | – |
| SID128 | T _{PD2} | Response time; power = medium | – | 400 | – | nsec | – |
| SID129 | T _{PD3} | Response time; power = low | – | 2000 | – | nsec | – |
| SID130 | V _{hyst_op} | Hysteresis | – | 10 | – | mV | – |
| Deep Sleep (Deep Sleep mode operation is only guaranteed for V_{DDA} > 2.5 V) | | | | | | | |
| SID131 | GBW_DS | Gain bandwidth product | – | 50 | – | kHz | – |
| SID132 | IDD_DS | Current | – | 15 | – | μA | – |
| SID133 | V _{os_DS} | Offset voltage | – | 5 | – | mV | – |
| SID134 | V _{os_dr_DS} | Offset voltage drift | – | 20 | – | μV/°C | – |
| SID135 | V _{out_DS} | Output voltage | 0.2 | – | V _{DD} –0.2 | V | – |
| SID136 | V _{cm_DS} | Common mode voltage | 0.2 | – | V _{DD} –1.8 | V | – |

Table 15. Comparator DC Specifications^[3]

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------|----------------------|---|-----|-----|------------------------|-------|---|
| SID140 | V _{OFFSET1} | Input offset voltage, Factory trim | – | – | ±10 | mV | – |
| SID141 | V _{OFFSET2} | Input offset voltage, Custom trim | – | – | ±6 | mV | – |
| SID141A | V _{OFFSET3} | Input offset voltage, ultra-low-power mode | – | ±12 | – | mV | V _{DDD} ≥ 2.6 V for Temp < 0 °C, V _{DDD} ≥ 1.8 V for Temp > 0 °C |
| SID142 | V _{HYST} | Hysteresis when enabled. Common Mode voltage range from 0 to V _{DD} –1 | – | 10 | 35 | mV | – |
| SID143 | V _{ICM1} | Input common mode voltage in normal mode | 0 | – | V _{DDD} –0.1 | V | Modes 1 and 2 |
| SID144 | V _{ICM2} | Input common mode voltage in low power mode | 0 | – | V _{DDD} | V | – |
| SID145 | V _{ICM3} | Input common mode voltage in ultra low power mode | 0 | – | V _{DDD} –1.15 | V | V _{DDD} ≥ 2.6 V for Temp < 0 °C, V _{DDD} ≥ 1.8 V for Temp > 0 °C |
| SID146 | CMRR | Common mode rejection ratio | 50 | – | – | dB | V _{DDD} ≥ 2.7 V |
| SID147 | CMRR | Common mode rejection ratio | 42 | – | – | dB | V _{DDD} ≤ 2.7 V |
| SID148 | I _{CMP1} | Block current, normal mode | – | – | 400 | μA | – |
| SID149 | I _{CMP2} | Block current, low power mode | – | – | 100 | μA | – |

Note

3. ULP LCOMP operating conditions:
 - V_{DDD} 2.6 V–5.5 V for datasheet temp range < 0 °C
 - V_{DDD} 1.8 V–5.5 V for datasheet temp range ≥ 0 °C

Table 19. SAR ADC AC Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------|------------|--|------|-----|----------|-------|----------------------------------|
| SID167 | A_psr | Power supply rejection ratio | 70 | – | – | dB | Measured at 1-V reference |
| SID168 | A_cmrr | Common mode rejection ratio | 66 | – | – | dB | – |
| SID169 | A_samp | Sample rate | – | – | 1 | Msp | |
| SID313 | Fsarintref | SAR operating speed without external ref. bypass | – | – | 100 | Ksp | 12-bit resolution |
| SID170 | A_snr | Signal-to-noise ratio (SNR) | 65 | – | – | dB | Fin = 10 kHz |
| SID171 | A_bw | Input bandwidth without aliasing | – | – | A_samp/2 | kHz | – |
| SID172 | A_inl | Integral non linearity. V _{DD} = 1.71 to 5.5 V, 1 Msp | –1.7 | – | 2 | LSB | Vref = 1 V to V _{DD} |
| SID173 | A_INL | Integral non linearity. V _{DD} = 1.71 to 3.6 V, 1 Msp | –1.5 | – | 1.7 | LSB | Vref = 1.71 V to V _{DD} |
| SID174 | A_INL | Integral non linearity. V _{DD} = 1.71 to 5.5 V, 500 Ksp | –1.5 | – | 1.7 | LSB | Vref = 1 V to V _{DD} |
| SID175 | A_dnl | Differential non linearity. V _{DD} = 1.71 to 5.5 V, 1 Msp | –1 | – | 2.2 | LSB | Vref = 1 V to V _{DD} |
| SID176 | A_DNL | Differential non linearity. V _{DD} = 1.71 to 3.6 V, 1 Msp | –1 | – | 2 | LSB | Vref = 1.71 V to V _{DD} |
| SID177 | A_DNL | Differential non linearity. V _{DD} = 1.71 to 5.5 V, 500 Ksp | –1 | – | 2.2 | LSB | Vref = 1 V to V _{DD} |
| SID178 | A_thd | Total harmonic distortion | – | – | –65 | dB | Fin = 10 kHz |

CSD
Table 20. CSD Block Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------|------------------------|--|------|-----|-----|-------|---|
| SID179 | V _{CSD} | Voltage range of operation | 1.71 | – | 5.5 | V | – |
| SID180 | IDAC1 | DNL for 8-bit resolution | –1 | – | 1 | LSB | – |
| SID181 | IDAC1 | INL for 8-bit resolution | –3 | – | 3 | LSB | – |
| SID182 | IDAC2 | DNL for 7-bit resolution | –1 | – | 1 | LSB | – |
| SID183 | IDAC2 | INL for 7-bit resolution | –3 | – | 3 | LSB | – |
| SID184 | SNR | Ratio of counts of finger to noise | 5 | – | – | Ratio | Capacitance range of 9 to 35 pF, 0.1 pF sensitivity. Radio is not operating during the scan |
| SID185 | I _{DAC1_CRT1} | Output current of IDAC1 (8 bits) in High range | – | 612 | – | μA | – |
| SID186 | I _{DAC1_CRT2} | Output current of IDAC1 (8 bits) in Low range | – | 306 | – | μA | – |
| SID187 | I _{DAC2_CRT1} | Output current of IDAC2 (7 bits) in High range | – | 305 | – | μA | – |
| SID188 | I _{DAC2_CRT2} | Output current of IDAC2 (7 bits) in Low range | – | 153 | – | μA | – |

Table 26. PWM AC Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|---------|-------------------------|-------------------------------|----------------------|-----|-----|-------|--------------------|
| SID214 | T _{PWMFREQ} | Operating frequency | F _{CLK} | – | 48 | MHz | – |
| SID215 | T _{PWMPWINT} | Pulse width (internal) | 2 × T _{CLK} | – | – | ns | – |
| SID216 | T _{PWMEXT} | Pulse width (external) | 2 × T _{CLK} | – | – | ns | – |
| SID217 | T _{PWMKILLINT} | Kill pulse width (internal) | 2 × T _{CLK} | – | – | ns | – |
| SID218 | T _{PWMKILLEXT} | Kill pulse width (external) | 2 × T _{CLK} | – | – | ns | – |
| SID219 | T _{PWMEINT} | Enable pulse width (internal) | 2 × T _{CLK} | – | – | ns | – |
| SID220 | T _{PWMENEXT} | Enable pulse width (external) | 2 × T _{CLK} | – | – | ns | – |
| SID221 | T _{PWMRESWINT} | Reset pulse width (internal) | 2 × T _{CLK} | – | – | ns | – |
| SID222 | T _{PWMRESWEXT} | Reset pulse width (external) | 2 × T _{CLK} | – | – | ns | – |

°C

Table 27. Fixed I²C DC Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|---------|-------------------|---|-----|-----|-----|-------|--------------------|
| SID223 | I _{I2C1} | Block current consumption at 100 kHz | – | – | 50 | μA | – |
| SID224 | I _{I2C2} | Block current consumption at 400 kHz | – | – | 155 | μA | – |
| SID225 | I _{I2C3} | Block current consumption at 1 Mbps | – | – | 390 | μA | – |
| SID226 | I _{I2C4} | I ² C enabled in Deep Sleep mode | – | – | 1.4 | μA | – |

Table 28. Fixed I²C AC Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|---------|-------------------|-------------|-----|-----|-----|-------|--------------------|
| SID227 | F _{I2C1} | Bit rate | – | – | 1 | Mbps | – |

LCD Direct Drive

Table 29. LCD Direct Drive DC Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|---------|-----------------------|--|-----|------|------|-------|---------------------------------------|
| SID228 | I _{LCDLOW} | Operating current in low-power mode | – | 17.5 | – | μA | 16 × 4 small segment display at 50 Hz |
| SID229 | C _{LCDCAP} | LCD capacitance per segment/common driver | – | 500 | 5000 | pF | – |
| SID230 | LCD _{OFFSET} | Long-term segment offset | – | 20 | – | mV | – |
| SID231 | I _{LCDOP1} | LCD system operating current V _{BIAS} = 5 V. | – | 2 | – | mA | 32 × 4 segments. 50 Hz at 25 °C |
| SID232 | I _{LCDOP2} | LCD system operating current. V _{BIAS} = 3.3 V | – | 2 | – | mA | 32 × 4 segments 50 Hz at 25 °C |

Table 30. LCD Direct Drive AC Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|---------|------------------|----------------|-----|-----|-----|-------|--------------------|
| SID233 | F _{LCD} | LCD frame rate | 10 | 50 | 150 | Hz | – |

Table 31. Fixed UART DC Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|---------|--------------------|--|-----|-----|-----|-------|--------------------|
| SID234 | I _{UART1} | Block current consumption at 100 kbps | – | – | 55 | μA | – |
| SID235 | I _{UART2} | Block current consumption at 1000 kbps | – | – | 360 | μA | – |

Table 38. Flash AC Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|---------|-------------------------------|---|-------|-----|-----|---------|--|
| SID250 | $T_{\text{ROWWRITE}}^{[5]}$ | Row (block) write time (erase and program) | – | – | 20 | ms | Row (block) = 128 bytes for 128 KB flash devices Row (block) = 256 bytes for 256 KB flash devices |
| SID251 | $T_{\text{ROWERASE}}^{[5]}$ | Row erase time | – | – | 13 | ms | – |
| SID252 | $T_{\text{ROWPROGRAM}}^{[5]}$ | Row program time after erase | – | – | 7 | ms | – |
| SID253 | $T_{\text{BULKERASE}}^{[5]}$ | Bulk erase time (256 KB) | – | – | 35 | ms | – |
| SID254 | $T_{\text{DEVPROG}}^{[5]}$ | Total device program time | – | – | 50 | seconds | 256 KB |
| SID254A | | | – | – | 25 | | 128 KB |
| SID255 | F_{END} | Flash endurance | 100 K | – | – | cycles | – |
| SID256 | F_{RET} | Flash retention. $T_A \leq 55^\circ\text{C}$, 100 K P/E cycles | 20 | – | – | years | – |
| SID257 | F_{RET2} | Flash retention. $T_A \leq 85^\circ\text{C}$, 10 K P/E cycles | 10 | – | – | years | – |

System Resources

Power-on-Reset (POR)

Table 39. POR DC Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|---------|-----------------------|----------------------|------|-----|------|-------|--------------------|
| SID258 | V_{RISEIPOR} | Rising trip voltage | 0.80 | – | 1.45 | V | – |
| SID259 | V_{FALLIPOR} | Falling trip voltage | 0.75 | – | 1.40 | V | – |
| SID260 | V_{IPORHYST} | Hysteresis | 15 | – | 200 | mV | – |

Table 40. POR AC Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|---------|-----------------------|--|-----|-----|-----|-------|--------------------|
| SID264 | $T_{\text{PPOR_TR}}$ | PPOR response time in Active and Sleep modes | – | – | 1 | μs | – |

Table 41. Brown-Out Detect


| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|----------|------------------------|--|------|-----|-----|-------|--------------------|
| SID261 | V_{FALLPPOR} | BOD trip voltage in Active and Sleep modes | 1.64 | – | – | V | – |
| SID262 | $V_{\text{FALLDPSLP}}$ | BOD trip voltage in Deep Sleep mode | 1.4 | – | – | V | – |


Table 42. Hibernate Reset

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|----------|----------------------|------------------------------------|-----|-----|-----|-------|--------------------|
| SID263 | V_{HBRTRIP} | BOD trip voltage in Hibernate mode | 1.1 | – | – | V | – |

Note

5. It can take as much as 20 milliseconds to write to flash. During this time, the device should not be reset, or flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.

Figure 8. 56-Pin QFN 7 × 7 × 0.6 mm

NOTES:

1.  HATCH AREA IS SOLDERABLE EXPOSED PAD
2. BASED ON REF JEDEC # MO-248
3. ALL DIMENSIONS ARE IN MILLIMETERS

001-58740 °C

The center pad on the QFN package should be connected to ground (VSS) for best mechanical, thermal, and electrical performance.


WLCSP Compatibility

The PSoC 4XXX_BLE family has products with 128 KB (16KB SRAM) and 256 KB (32KB SRAM) Flash. Package pin-outs and sizes are identical for the 56-pin QFN package but are different in one dimension for the 68-ball WLCSP.

The 256KB Flash product has an extra column of balls which are required for mechanical integrity purposes in the Chip-Scale package. With consideration for this difference, the land pattern on the PCB may be designed such that either product may be used with no change to the PCB design.


Figure 9 shows the 128KB and 256 KB Flash CSP packages.

Figure 9. 128KB and 256 KB Flash CSP Packages




The rightmost column of (all NC, No Connect) balls in the 256K BLE WLCSP is for mechanical integrity purposes. The package is thus wider (3.2 mm versus 2.8 mm). All other dimensions are identical. Cypress will provide layout symbols for PCB layout.

The scheme in Figure 9 is implemented to design the PCB for the 256K BLE package with the appropriate space requirements thus allowing use of either package at a later time without redesigning the Printed Circuit Board.

Figure 10. 68-Ball WLCSP Package Outline

NOTES:


1. REFERENCE JEDEC PUBLICATION 95, DESIGN GUIDE 4.18
2. ALL DIMENSIONS ARE IN MILLIMETERS

001-92343 *A

Figure 11. 68-Ball Thin WLCSP

NOTES:

1. REFERENCE JEDEC PUBLICATION 95, DESIGN GUIDE 4.18
2. ALL DIMENSIONS ARE IN MILLIMETERS

001-99408 **

Figure 13. 76-Ball Thin WLCSP Package Outline


| SYMBOL | DIMENSIONS | | |
|--------|------------|------|-------|
| | MIN. | NOM. | MAX. |
| A | - | - | 0.40 |
| A1 | 0.072 | 0.08 | 0.088 |
| D | 3.87 BSC | | |
| E | 4.04 BSC | | |
| D1 | 3.20 BSC | | |
| E1 | 3.20 BSC | | |
| MD | 9 | | |
| ME | 9 | | |
| N | 76 | | |
| Ø b | 0.22 | 0.25 | 0.28 |
| eD | 0.40 BSC | | |
| eE | 0.40 BSC | | |
| SD | 0.381 | | |
| SE | 0.321 | | |

NOTES:

- ALL DIMENSIONS ARE IN MILLIMETERS.
- SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0. WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS.

002-10658 **

Acronyms

Table 60. Acronyms Used in this Document

| Acronym | Description |
|---------|---|
| abus | analog local bus |
| ADC | analog-to-digital converter |
| AG | analog global |
| AHB | AMBA (advanced microcontroller bus architecture) high-performance bus, an Arm data transfer bus |
| ALU | arithmetic logic unit |
| AMUXBUS | analog multiplexer bus |
| API | application programming interface |
| APSR | application program status register |
| Arm® | advanced RISC machine, a CPU architecture |
| ATM | automatic thump mode |
| BW | bandwidth |
| CAN | Controller Area Network, a communications protocol |
| CMRR | common-mode rejection ratio |
| CPU | central processing unit |
| CRC | cyclic redundancy check, an error-checking protocol |
| DAC | digital-to-analog converter, see also IDAC, VDAC |
| DFB | digital filter block |
| DIO | digital input/output, GPIO with only digital capabilities, no analog. See GPIO. |
| DMIPS | Dhrystone million instructions per second |
| DMA | direct memory access, see also TD |
| DNL | differential nonlinearity, see also INL |
| DNU | do not use |
| DR | port write data registers |
| DSI | digital system interconnect |
| DWT | data watchpoint and trace |
| ECC | error correcting code |
| ECO | external crystal oscillator |
| EEPROM | electrically erasable programmable read-only memory |
| EMI | electromagnetic interference |
| EMIF | external memory interface |
| EOC | end of conversion |
| EOF | end of frame |
| EPSR | execution program status register |
| ESD | electrostatic discharge |

Table 60. Acronyms Used in this Document *(continued)*

| Acronym | Description |
|--------------------------|--|
| ETM | embedded trace macrocell |
| FIR | finite impulse response, see also IIR |
| FPB | flash patch and breakpoint |
| FS | full-speed |
| GPIO | general-purpose input/output, applies to a PSoC pin |
| HVI | high-voltage interrupt, see also LVI, LVD |
| IC | integrated circuit |
| IDAC | current DAC, see also DAC, VDAC |
| IDE | integrated development environment |
| I ² C, or IIC | Inter-Integrated Circuit, a communications protocol |
| IIR | infinite impulse response, see also FIR |
| ILO | internal low-speed oscillator, see also IMO |
| IMO | internal main oscillator, see also ILO |
| INL | integral nonlinearity, see also DNL |
| I/O | input/output, see also GPIO, DIO, SIO, USBIO |
| IPOR | initial power-on reset |
| IPSR | interrupt program status register |
| IRQ | interrupt request |
| ITM | instrumentation trace macrocell |
| LCD | liquid crystal display |
| LIN | Local Interconnect Network, a communications protocol. |
| LR | link register |
| LUT | lookup table |
| LVD | low-voltage detect, see also LVI |
| LVI | low-voltage interrupt, see also HVI |
| LVTTTL | low-voltage transistor-transistor logic |
| MAC | multiply-accumulate |
| MCU | microcontroller unit |
| MISO | master-in slave-out |
| NC | no connect |
| NMI | nonmaskable interrupt |
| NRZ | non-return-to-zero |
| NVIC | nested vectored interrupt controller |
| NVL | nonvolatile latch, see also WOL |
| opamp | operational amplifier |
| PAL | programmable array logic, see also PLD |

Table 60. Acronyms Used in this Document *(continued)*

| Acronym | Description |
|---------|--|
| PC | program counter |
| PCB | printed circuit board |
| PGA | programmable gain amplifier |
| PHUB | peripheral hub |
| PHY | physical layer |
| PICU | port interrupt control unit |
| PLA | programmable logic array |
| PLD | programmable logic device, see also PAL |
| PLL | phase-locked loop |
| PMDD | package material declaration data sheet |
| POR | power-on reset |
| PRES | precise power-on reset |
| PRS | pseudo random sequence |
| PS | port read data register |
| PSoC® | Programmable System-on-Chip™ |
| PSRR | power supply rejection ratio |
| PWM | pulse-width modulator |
| RAM | random-access memory |
| RISC | reduced-instruction-set computing |
| RMS | root-mean-square |
| RTC | real-time clock |
| RTL | register transfer language |
| RTR | remote transmission request |
| RX | receive |
| SAR | successive approximation register |
| SC/CT | switched capacitor/continuous time |
| SCL | I ² C serial clock |
| SDA | I ² C serial data |
| S/H | sample and hold |
| SINAD | signal to noise and distortion ratio |
| SIO | special input/output, GPIO with advanced features. See GPIO. |
| SOC | start of conversion |
| SOF | start of frame |
| SPI | Serial Peripheral Interface, a communications protocol |
| SR | slew rate |
| SRAM | static random access memory |
| SRES | software reset |
| SWD | serial wire debug, a test protocol |

Table 60. Acronyms Used in this Document *(continued)*

| Acronym | Description |
|---------|--|
| SWV | single-wire viewer |
| TD | transaction descriptor, see also DMA |
| THD | total harmonic distortion |
| TIA | transimpedance amplifier |
| TRM | technical reference manual |
| TTL | transistor-transistor logic |
| TX | transmit |
| UART | Universal Asynchronous Transmitter Receiver, a communications protocol |
| UDB | universal digital block |
| USB | Universal Serial Bus |
| USBIO | USB input/output, PSoC pins used to connect to a USB port |
| VDAC | voltage DAC, see also DAC, IDAC |
| WDT | watchdog timer |
| WOL | write once latch, see also NVL |
| WRES | watchdog timer reset |
| XRES | external reset I/O pin |
| XTAL | crystal |

Document Conventions

Units of Measure

Table 61. Units of Measure

| Symbol | Unit of Measure |
|--------|------------------------|
| °C | degrees Celsius |
| dB | decibel |
| fF | femto farad |
| Hz | hertz |
| KB | 1024 bytes |
| kbps | kilobits per second |
| Khr | kilohour |
| kHz | kilohertz |
| kΩ | kilo ohm |
| ksps | kilosamples per second |
| LSB | least significant bit |
| Mbps | megabits per second |
| MHz | megahertz |
| MΩ | mega-ohm |
| Msps | megasamples per second |
| μA | microampere |
| μF | microfarad |
| μH | microhenry |
| μs | microsecond |
| μV | microvolt |
| μW | microwatt |
| mA | milliampere |
| ms | millisecond |
| mV | millivolt |
| nA | nanoampere |
| ns | nanosecond |
| nV | nanovolt |
| Ω | ohm |
| pF | picofarad |
| ppm | parts per million |
| ps | picosecond |
| s | second |
| sps | samples per second |
| sqrtHz | square root of hertz |
| V | volt |