



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Bluetooth, Brown-out Detect/Reset, Cap Sense, DMA LVD, POR, PWM, SmartCard, SmartSense, WDT
Number of I/O	36
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x12b SAR; D/A 2xIDAC
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	56-UFQFN Exposed Pad
Supplier Device Package	56-QFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4248lqi-bl453






Figure 2. Block Diagram

The PSoC 4200\_BL devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The Arm SWD interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debugging.


The PSoC Creator IDE provides fully integrated programming and debugging support for the PSoC 4200\_BL devices. The SWD interface is fully compatible with industry-standard third-party tools. With the ability to disable debug features, very robust flash protection, and allowing customer-proprietary functionality to be implemented in on-chip programmable blocks, the PSoC 4200\_BL family provides a level of security not possible with multi-chip application solutions or with microcontrollers.

Debug circuits are enabled by default and can only be disabled in firmware. If not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with the new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. Because all programming, debug, and test interfaces are disabled when maximum device security is enabled, PSoC 4200\_BL with device security enabled may not be returned for failure analysis. This is a trade-off the PSoC 4200 BL allows the customer to make.



Figure 3. PSoC 4200\_BL MCU Clocking Architecture



The HFCLK signal can be divided down (see Figure 3) to generate synchronous clocks for the UDBs, and the analog and digital peripherals. There are a total of 12 clock dividers for PSoC 4200\_BL: ten with 16-bit divide capability and two with 16.5-bit divide capability. This allows the generation of 16 divided clock signals, which can be used by peripheral blocks. The analog clock leads the digital clocks to allow analog events to occur before the digital clock-related noise is generated. The 16-bit and 16.5-bit dividers allow a lot of flexibility in generating fine-grained frequency values and are fully supported in PSoC Creator.

#### Reset

PSoC 4200\_BL device can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through resets and allows the software to determine the cause of the reset. An XRES pin is reserved for an external reset to avoid complications with the configuration and multiple pin functions during power-on or reconfiguration. The XRES pin has an internal pull-up resistor that is always enabled.

#### Voltage Reference

The PSoC 4200\_BL reference system generates all internally required references. A one-percent voltage reference spec is provided for the 12-bit ADC. To allow better signal-to-noise ratios (SNR) and better absolute accuracy, it is possible to bypass the internal reference using a GPIO pin or use an external reference for the SAR. Refer to Table 19, "SAR ADC AC Specifications," on page 26 for details.

### **BLE Radio and Subsystem**

PSoC 4200\_BL incorporates a Bluetooth Smart subsystem that contains the Physical Layer (PHY) and Link Layer (LL) engines with an embedded AES-128 security engine. The physical layer consists of the digital PHY and the RF transceiver that transmits and receives GFSK packets at 1 Mbps over a 2.4-GHz ISM band, which is compliant with Bluetooth Smart Bluetooth Specification 4.2. The baseband controller is a composite hardware and firmware implementation that supports both master and slave modes. Key protocol elements, such as HCl and link control, are implemented in firmware. Time-critical functional blocks, such as encryption, CRC, data whitening, and access code correlation, are implemented in hardware (in the LL engine).

The RF transceiver contains an integrated balun, which provides a single-ended RF port pin to drive a 50- $\Omega$  antenna via a matching/filtering network. In the receive direction, this block converts the RF signal from the antenna to a digital bit stream after performing GFSK demodulation. In the transmit direction, this block performs GFSK modulation and then converts a digital baseband signal to a radio frequency before transmitting it to air through the antenna.

The Bluetooth Smart Radio and Subsystem (BLESS) requires a 1.9-V minimum supply (the range varies from 1.9 V to 5.5 V).

Key features of BLESS are as follows:

- Master and slave single-mode protocol stack with logical link control and adaptation protocol (L2CAP), attribute (ATT), and security manager (SM) protocols
- API access to generic attribute profile (GATT), generic access profile (GAP), and L2CAP
- L2CAP connection-oriented channel
- GAP features
- ☐ Broadcaster, Observer, Peripheral, and Central roles
- □ Security mode 1: Level 1, 2, 3, and 4
- □ Security mode 2: Level 1 and 2
- □ User-defined advertising data
- □ Multiple bond support
- GATT features
  - GATT client and server
  - □ Supports GATT sub-procedures
  - □ 32-bit universally unique identifier (UUID)
- Security Manager (SM)
  - □ Pairing methods: Just works, Passkey Entry, Out of Band and Numeric Comparison
  - Authenticated man-in-the-middle (MITM) protection and data signing
  - □ LE Secure Connections (Bluetooth 4.2 feature)
- Link Layer (LL)
  - □ Master and Slave roles
  - □ 128-bit AES engine
  - □ Encryption
  - □ Low-duty cycle advertising
  - □ LE Ping
  - □ LE Data Packet Length Extension (Bluetooth 4.2 feature)
  - □ Link Layer Privacy (with extended scanning filter policy, Bluetooth 4.2 feature)
- Supports all SIG-adopted BLE profiles



### **Pinouts**

Table 1 shows the pin list for the PSoC 4200\_BL device. Port 3 consists of the high-speed analog inputs for the SAR mux. All pins support CSD CapSense and analog mux bus connections.

Table 1. PSoC 4200\_BL Pin List (QFN Package)

Pin	Name	Туре	Description				
1	VDDD	POWER	1.71-V to 5.5-V digital supply				
2	XTAL32O/P6.0	CLOCK	32.768-kHz crystal				
3	XTAL32I/P6.1	CLOCK	32.768-kHz crystal or external clock input				
4	XRES	RESET	Reset, active LOW				
5	P4.0	GPIO	Port 4 Pin 0, lcd, csd				
6	P4.1	GPIO	Port 4 Pin 1, lcd, csd				
7	P5.0	GPIO	Port 5 Pin 0, lcd, csd				
8	P5.1	GPIO	Port 5 Pin 1, lcd, csd				
9	VSSD	GROUND	Digital ground				
10	VDDR	POWER	1.9-V to 5.5-V radio supply				
11	GANT1	GROUND	Antenna shielding ground				
12	ANT	ANTENNA	Antenna pin				
13	GANT2	GROUND	Antenna shielding ground				
14	VDDR	POWER	1.9-V to 5.5-V radio supply				
15	VDDR	POWER	1.9-V to 5.5-V radio supply				
16	XTAL24I	CLOCK	24-MHz crystal or external clock input				
17	XTAL24O	CLOCK	24-MHz crystal				
18	VDDR	POWER	1.9-V to 5.5-V radio supply				
19	P0.0	GPIO	Port 0 Pin 0, lcd, csd				
20	P0.1	GPIO	Port 0 Pin 1, lcd, csd				
21	P0.2	GPIO	Port 0 Pin 2, Icd, csd				
22	P0.3	GPIO	Port 0 Pin 3, Icd, csd				
23	VDDD	POWER	1.71-V to 5.5-V digital supply				
24	P0.4	GPIO	Port 0 Pin 4, Icd, csd				
25	P0.5	GPIO	Port 0 Pin 5, Icd, csd				
26	P0.6	GPIO	Port 0 Pin 6, Icd, csd				
27	P0.7	GPIO	Port 0 Pin 7, Icd, csd				
28	P1.0	GPIO	Port 1 Pin 0, lcd, csd				
29	P1.1	GPIO	Port 1 Pin 1, lcd, csd				
30	P1.2	GPIO	Port 1 Pin 2, Icd, csd				
31	P1.3	GPIO	Port 1 Pin 3, Icd, csd				
32	P1.4	GPIO	Port 1 Pin 4, lcd, csd				
33	P1.5	GPIO	Port 1 Pin 5, lcd, csd				
34	P1.6	GPIO	Port 1 Pin 6, lcd, csd				
35	P1.7	GPIO	Port 1 Pin 7, Icd, csd				
36	VDDA	POWER	1.71-V to 5.5-V analog supply				
37	P2.0	GPIO	Port 2 Pin 0, lcd, csd				
38	P2.1	GPIO	Port 2 Pin 1, lcd, csd				
39	P2.2	GPIO	Port 2 Pin 2, Icd, csd				



Table 1. PSoC 4200\_BL Pin List (QFN Package) (continued)

Pin	Name	Туре	Description				
40	P2.3	GPIO	Port 2 Pin 3, lcd, csd				
41	P2.4	GPIO	Port 2 Pin 4, lcd, csd				
42	P2.5	GPIO	Port 2 Pin 5, lcd, csd				
43	P2.6	GPIO	Port 2 Pin 6, lcd, csd				
44	P2.7	GPIO	Port 2 Pin 7, lcd, csd				
45	VREF	REF	1.024-V reference				
46	VDDA	POWER	1.71-V to 5.5-V analog supply				
47	P3.0	GPIO	Port 3 Pin 0, lcd, csd				
48	P3.1	GPIO	Port 3 Pin 1, lcd, csd				
49	P3.2	GPIO	Port 3 Pin 2, lcd, csd				
50	P3.3	GPIO	Port 3 Pin 3, lcd, csd				
51	P3.4	GPIO	Port 3 Pin 4, lcd, csd				
52	P3.5	GPIO	Port 3 Pin 5, lcd, csd				
53	P3.6	GPIO	Port 3 Pin 6, lcd, csd				
54	P3.7	GPIO	Port 3 Pin 7, Icd, csd				
55	VSSA	GROUND	Analog ground				
56	VCCD	POWER	Regulated 1.8-V supply, connect to 1.3-µF capacitor.				
57	EPAD	GROUND	Ground paddle for the QFN package				

Table 2. PSoC 4200\_BL Pin List (WLCSP Package)

Pin	Name	Туре	Description			
A1	NC	NC	Do not connect			
A2	VREF	REF	1.024-V reference			
A3	VSSA	GROUND	Analog ground			
A4	P3.3	GPIO	Port 3 Pin 3, analog/digital/lcd/csd			
A5	P3.7	GPIO	Port 3 Pin 7, analog/digital/lcd/csd			
A6	VSSD	GROUND	Digital ground			
A7	VSSA	GROUND	Analog ground			
A8	VCCD	POWER	Regulated 1.8-V supply, connect to 1-µF capacitor			
A9	VDDD	POWER	1.71-V to 5.5-V digital supply			
B1	NB	NO BALL	No Ball			
B2	P2.3	GPIO	Port 2 Pin 3, analog/digital/lcd/csd			
В3	VSSA	GROUND	Analog ground			
B4	P2.7	GPIO	Port 2 Pin 7, analog/digital/lcd/csd			
B5	P3.4	GPIO	Port 3 Pin 4, analog/digital/lcd/csd			
B6	P3.5	GPIO	Port 3 Pin 5, analog/digital/lcd/csd			
В7	P3.6	GPIO	Port 3 Pin 6, analog/digital/lcd/csd			
B8	XTAL32I/P6.1	CLOCK	32.768-kHz crystal or external clock input			
B9	XTAL32O/P6.0	CLOCK	32.768-kHz crystal			
C1	NC	NC	Do not connect			



Table 2. PSoC 4200\_BL Pin List (WLCSP Package) (continued)

Pin	Name	Туре	Description			
C2	VSSA	GROUND	Analog ground			
C3	P2.2	GPIO	Port 2 Pin 2, analog/digital/lcd/csd			
C4	P2.6	GPIO	Port 2 Pin 6, analog/digital/lcd/csd			
C5	P3.0	GPIO	Port 3 Pin 0, analog/digital/lcd/csd			
C6	P3.1	GPIO	Port 3 Pin 1, analog/digital/lcd/csd			
C7	P3.2	GPIO	Port 3 Pin 2, analog/digital/lcd/csd			
C8	XRES	RESET	Reset, active LOW			
C9	P4.0	GPIO	Port 4 Pin 0, analog/digital/lcd/csd			
D1	NC	NC	Do not connect			
D2	P1.7	GPIO	Port 1 Pin 7, analog/digital/lcd/csd			
D3	VDDA	POWER	1.71-V to 5.5-V analog supply			
D4	P2.0	GPIO	Port 2 Pin 0, analog/digital/lcd/csd			
D5	P2.1	GPIO	Port 2 Pin 1, analog/digital/lcd/csd			
D6	P2.5	GPIO	Port 2 Pin 5, analog/digital/lcd/csd			
D7	VSSD	GROUND	Digital ground			
D8	P4.1	GPIO	Port 4 Pin 1, analog/digital/lcd/csd			
D9	P5.0	GPIO	Port 5 Pin 0, analog/digital/lcd/csd			
E1	NC	NC	Do not connect			
E2	P1.2	GPIO	Port 1 Pin 2, analog/digital/lcd/csd			
E3	P1.3	GPIO	Port 1 Pin 3, analog/digital/lcd/csd			
E4	P1.4	GPIO	Port 1 Pin 4, analog/digital/lcd/csd			
E5	P1.5	GPIO	Port 1 Pin 5, analog/digital/lcd/csd			
E6	P1.6	GPIO	Port 1 Pin 6, analog/digital/lcd/csd			
E7	P2.4	GPIO	Port 2 Pin 4, analog/digital/lcd/csd			
E8	P5.1	GPIO	Port 5 Pin 1, analog/digital/lcd/csd			
E9	VSSD	GROUND	Digital ground			
F1	NC	NC	Do not connect			
F2	VSSD	GROUND	Digital ground			
F3	P0.7	GPIO	Port 0 Pin 7, analog/digital/lcd/csd			
F4	P0.3	GPIO	Port 0 Pin 3, analog/digital/lcd/csd			
F5	P1.0	GPIO	Port 1 Pin 0, analog/digital/lcd/csd			
F6	P1.1	GPIO	Port 1 Pin 1, analog/digital/lcd/csd			
F7	VSSR	GROUND	Radio ground			
F8	VSSR	GROUND	Radio ground			
F9	VDDR	POWER	1.9-V to 5.5-V radio supply			
G1	NC	NC	Do not connect			
G2	P0.6	GPIO	Port 0 Pin 6, analog/digital/lcd/csd			
G3	VDDD	POWER	1.71-V to 5.5-V digital supply			
G4	P0.2	GPIO	Port 0 Pin 2, analog/digital/lcd/csd			
G5	VSSD	GROUND	Digital ground			



The selection of peripheral function for different GPIO pins is given in Table 4.

### **Table 4. Port Pin Connections**

Nome	Analas	Digital								
Name	Analog	GPIO Active #0 Active #1			Active #2	Deep Sleep #0	Deep Sleep #1			
P0.0	COMP0_INP	GPIO	TCPWM0_P[3]	SCB1_UART_RX[1]	-	SCB1_I2C_SDA[1]	SCB1_SPI_MOSI[1]			
P0.1	COMP0_INN	GPIO	TCPWM0_N[3]	SCB1_UART_TX[1]	-	SCB1_I2C_SCL[1]	SCB1_SPI_MISO[1]			
P0.2	-	GPIO	TCPWM1_P[3]	SCB1_UART_RTS[1]	-	COMP0_OUT[0]	SCB1_SPI_SS0[1]			
P0.3	-	GPIO	TCPWM1_N[3]	SCB1_UART_CTS[1]	-	COMP1_OUT[0]	SCB1_SPI_SCLK[1]			
P0.4	COMP1_INP	GPIO	TCPWM1_P[0]	SCB0_UART_RX[1]	EXT_CLK[0]/ ECO_OUT[0]	SCB0_I2C_SDA[1]	SCB0_SPI_MOSI[1]			
P0.5	COMP1_INN	GPIO	TCPWM1_N[0]	SCB0_UART_TX[1]	-	SCB0_I2C_SCL[1]	SCB0_SPI_MISO[1]			
P0.6	-	GPIO	TCPWM2_P[0]	SCB0_UART_RTS[1]	-	SWDIO[0]	SCB0_SPI_SS0[1]			
P0.7	-	GPIO	TCPWM2_N[0]	SCB0_UART_CTS[1]	-	SWDCLK[0]	SCB0_SPI_SCLK[1]			
P1.0	CTBm1_OA0_INP	GPIO	TCPWM0_P[1]	-	-	COMP0_OUT[1]	WCO_OUT[2]			
P1.1	CTBm1_OA0_INN	GPIO	TCPWM0_N[1]	_	-	COMP1_OUT[1]	SCB1_SPI_SS1			
P1.2	CTBm1_OA0_OUT	GPIO	TCPWM1_P[1]	_	-	-	SCB1_SPI_SS2			
P1.3	CTBm1_OA1_OUT	GPIO	TCPWM1_N[1]	-	-	-	SCB1_SPI_SS3			
P1.4	CTBm1_OA1_INN	GPIO	TCPWM2_P[1]	SCB0_UART_RX[0]	-	SCB0_I2C_SDA[0]	SCB0_SPI_MOSI[1]			
P1.5	CTBm1_OA1_INP	GPIO	TCPWM2_N[1]	SCB0_UART_TX[0]	-	SCB0_I2C_SCL[0]	SCB0_SPI_MISO[1]			
P1.6	CTBm1_OA0_INP	GPIO	TCPWM3_P[1]	SCB0_UART_RTS[0]	-	-	SCB0_SPI_SS0[1]			
P1.7	CTBm1_OA1_INP	GPIO	TCPWM3_N[1]	SCB0_UART_CTS[0]	-	-	SCB0_SPI_SCLK[1]			
P2.0	CTBm0_OA0_INP	GPIO	_	_	-	-	SCB0_SPI_SS1			
P2.1	CTBm0_OA0_INN	GPIO	_	_	-	-	SCB0_SPI_SS2			
P2.2	CTBm0_OA0_OUT	GPIO	_	_	-	WAKEUP	SCB0_SPI_SS3			
P2.3	CTBm0_OA1_OUT	GPIO	_	_	-	_	WCO_OUT[1]			
P2.4	CTBm0_OA1_INN	GPIO	_	_	-	_	_			
P2.5	CTBm0_OA1_INP	GPIO	_	_	-	_	-			
P2.6	CTBm0_OA0_INP	GPIO	_	_	-	_	-			
P2.7	CTBm0_OA1_INP	GPIO	_	-	EXT_CLK[1]/ECO_OUT[ 1]	-	-			
P3.0	SARMUX_0	GPIO	TCPWM0_P[2]	SCB0_UART_RX[2]	-	SCB0_I2C_SDA[2]	-			
P3.1	SARMUX_1	GPIO	TCPWM0_N[2]	SCB0_UART_TX[2]	-	SCB0_I2C_SCL[2]	_			
P3.2	SARMUX_2	GPIO	TCPWM1_P[2]	SCB0_UART_RTS[2]	-	-	-			
P3.3	SARMUX_3	GPIO	TCPWM1_N[2]	SCB0_UART_CTS[2]	-	-	-			
P3.4	SARMUX_4	GPIO	TCPWM2_P[2]	SCB1_UART_RX[2]	-	SCB1_I2C_SDA[2]	-			
P3.5	SARMUX_5	GPIO	TCPWM2_N[2]	SCB1_UART_TX[2]	-	SCB1_I2C_SCL[2]	-			
P3.6	SARMUX_6	GPIO	TCPWM3_P[2]	SCB1_UART_RTS[2]	_	-	_			
P3.7	SARMUX_7	GPIO	TCPWM3_N[2]	SCB1_UART_CTS[2]	_	-	WCO_OUT[0]			
P4.0	CMOD	GPIO	TCPWM0_P[0]	SCB1_UART_RTS[0]	-	-	SCB1_SPI_MOSI[0]			
P4.1	CTANK	GPIO	TCPWM0_N[0]	SCB1_UART_CTS[0]	-	-	SCB1_SPI_MISO[0]			
P5.0	_	GPIO	TCPWM3_P[0]	SCB1_UART_RX[0]	EXTPA_EN	SCB1_I2C_SDA[0]	SCB1_SPI_SS0[0]			
P5.1	-	GPIO	TCPWM3_N[0]	SCB1_UART_TX[0]	EXT_CLK[2]/ECO_OUT[ 2]	SCB1_I2C_SCL[0]	SCB1_SPI_SCLK[0]			
P6.0_XTAL32O	-	GPIO	-	_	-	-	-			
P6.1_XTAL32I	_	GPIO	_	_	-	-	-			



# **Electrical Specifications**

# **Absolute Maximum Ratings**

Table 5. Absolute Maximum Ratings<sup>[1]</sup>

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID1	V <sub>DDD_ABS</sub>	Analog, digital, or radio supply relative to V <sub>SS</sub> (V <sub>SSD</sub> = V <sub>SSA</sub> )	-0.5	-	6	V	Absolute max
SID2	V <sub>CCD_ABS</sub>	Direct digital core voltage input relative to V <sub>SSD</sub>	-0.5	-	1.95	V	Absolute max
SID3	V <sub>GPIO_ABS</sub>	GPIO voltage	-0.5	_	V <sub>DD</sub> +0.5	V	Absolute max
SID4	I <sub>GPIO_ABS</sub>	Maximum current per GPIO	-25	_	25	mA	Absolute max
SID5	I <sub>GPIO_injection</sub>	GPIO injection current, Max for $V_{IH}$ > $V_{DDD}$ , and Min for $V_{IL}$ < $V_{SS}$	-0.5	-	0.5	mA	Absolute max, current injected per pin
BID57	ESD_HBM	Electrostatic discharge human body model	2200	-	_	V	-
BID58	ESD_CDM	Electrostatic discharge charged device model	500	-	_	V	-
BID61	LU	Pin current for latch-up	-200	_	200	mA	_

### **Device-Level Specifications**

All specifications are valid for  $-40~^{\circ}\text{C} \le \text{TA} \le 85~^{\circ}\text{C}$  and  $\text{TJ} \le 100~^{\circ}\text{C}$ , except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 6. DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID6	V <sub>DD</sub>	Power supply input voltage ( $V_{DDA} = V_{DDD} = V_{DD}$ )	1.8	_	5.5	V	With regulator enabled
SID7	$V_{DD}$	Power supply input voltage unregulated $(V_{DDA} = V_{DDD} = V_{DD})$	1.71	1.8	1.89	V	Internally unregulated Supply
SID8	$V_{DDR}$	Radio supply voltage (Radio ON)	1.9	-	5.5	V	_
SID8A	$V_{DDR}$	Radio supply voltage (Radio OFF)	1.71	-	5.5	V	_
SID9	V <sub>CCD</sub>	Digital regulator output voltage (for core logic)	_	1.8	_	V	-
SID10	C <sub>VCCD</sub>	Digital regulator output bypass capacitor	1	1.3	1.6	μF	X5R ceramic or better
Active Mode	e, V <sub>DD</sub> = 1.71	V to 5.5 V					_
SID13	I <sub>DD3</sub>	Execute from flash; CPU at 3 MHz	_	2.1	_	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID14	I <sub>DD4</sub>	Execute from flash; CPU at 3 MHz	_	_	_	mA	T = -40 C to 85 °C
SID15	I <sub>DD5</sub>	Execute from flash; CPU at 6 MHz	-	2.5	_	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID16	I <sub>DD6</sub>	Execute from flash; CPU at 6 MHz	_	_	-	mA	T = -40 °C to 85 °C
SID17	I <sub>DD7</sub>	Execute from flash; CPU at 12 MHz	_	4	_	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID18	I <sub>DD8</sub>	Execute from flash; CPU at 12 MHz	_	-	_	mA	T = -40 °C to 85 °C

#### Note

Document Number: 002-23053 Rev. \*\* Page 18 of 49

Usage above the absolute maximum conditions listed in Table 5 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.



Table 6. DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID41	I <sub>DD31</sub>	GPIO and reset active	_	_	-	nA	T = 25 °C
SID42	I <sub>DD32</sub>	GPIO and reset active	_	_	_	nA	T = -40 °C to 85 °C
Stop Mode,	V <sub>DD</sub> = 1.8 to 3	3.6 V					
SID43	I <sub>DD33</sub>	Stop mode current (V <sub>DD</sub> )	_	20	_	nA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID44	I <sub>DD34</sub>	Stop mode current (V <sub>DDR</sub> )	_	40		nA	T = 25 °C, V <sub>DDR</sub> = 3.3 V
SID45	I <sub>DD35</sub>	Stop mode current (V <sub>DD</sub> )	_	_	_	nA	T = -40 °C to 85 °C
SID46	I <sub>DD36</sub>	Stop mode current (V <sub>DDR</sub> )	-	_	-	nA	T = -40 °C to 85 °C, V <sub>DDR</sub> = 1.9 V to 3.6 V
Stop Mode,	V <sub>DD</sub> = 3.6 to	5.5 V					
SID47	I <sub>DD37</sub>	Stop mode current (V <sub>DD</sub> )	1	_	1	nA	T = 25 °C, V <sub>DD</sub> = 5 V
SID48	I <sub>DD38</sub>	Stop mode current (V <sub>DDR</sub> )	-	_	-	nA	T = 25 °C, V <sub>DDR</sub> = 5 V
SID49	I <sub>DD39</sub>	Stop mode current (V <sub>DD</sub> )	_	_	_	nA	T = -40 °C to 85 °C
SID50	I <sub>DD40</sub>	Stop mode current (V <sub>DDR</sub> )	-	_	_	nA	T = -40 °C to 85 °C
Stop Mode,	V <sub>DD</sub> = 1.71 to	1.89 V (Regulator Bypassed)					
SID51	I <sub>DD41</sub>	Stop mode current (V <sub>DD</sub> )	_		_	nA	T = 25 °C
SID52	I <sub>DD42</sub>	Stop mode current (V <sub>DD</sub> )	_	_	_	nA	T = -40 °C to 85 °C

Table 7. AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID53	F <sub>CPU</sub>	CPU frequency	DC	_	48	MHz	$1.71 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$
SID54	T <sub>SLEEP</sub>	Wakeup from Sleep mode	_	0	-	μs	Guaranteed by characterization
SID55	T <sub>DEEPSLEEP</sub>	Wakeup from Deep Sleep mode	_	_	25	μs	24-MHz IMO. Guaranteed by characterization.
SID56	T <sub>HIBERNATE</sub>	Wakeup from Hibernate mode	_	_	0.7	ms	Guaranteed by characterization
SID57	T <sub>STOP</sub>	Wakeup from Stop mode	_	_	2.2	ms	Guaranteed by characterization



Table 9. GPIO AC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID83	F <sub>GPIOUT2</sub>	GPIO Fout; 1.7 $V \le V_{DD} \le 3.3 \text{ V.}$ Fast-Strong mode	-	_	16.7		90/10%, 25-pF load, 60/40 duty cycle
SID84	F <sub>GPIOUT3</sub>	GPIO Fout; $3.3 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ . Slow-Strong mode	_	_	7	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID85	F <sub>GPIOUT4</sub>	GPIO Fout; 1.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.3 V. Slow-Strong mode	_	_	3.5	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID86	F <sub>GPIOIN</sub>	GPIO input operating frequency; 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V	ı	_	48	MHz	90/10% V <sub>IO</sub>

### Table 10. OVT GPIO DC Specifications (P5\_0 and P5\_1 Only)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID71A	I <sub>IL</sub>	Input leakage current (absolute value), $V_{IH} > V_{DD}$	-	1	10		25 °C, V <sub>DD</sub> = 0 V, V <sub>IH</sub> = 3.0 V
SID66A	V <sub>OL</sub>	Output voltage LOW level	-	1	0.4	V	I <sub>OL</sub> = 20-mA, V <sub>DD</sub> > 2.9-V

### Table 11. OVT GPIO AC Specifications (P5\_0 and P5\_1 Only)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID78A	T <sub>RISE_OVFS</sub>	Output rise time in Fast-Strong mode	1.5	ı	12	ns	25-pF load, 10%–90%, V <sub>DD</sub> =3.3-V
SID79A	T <sub>FALL_OVFS</sub>	Output fall time in Fast-Strong mode	1.5	_	12	ns	25-pF load, 10%–90%, V <sub>DD</sub> =3.3-V
SID80A	T <sub>RISSS</sub>	Output rise time in Slow-Strong mode	10	ı	60	ns	25-pF load, 10%–90%, V <sub>DD</sub> =3.3-V
SID81A	T <sub>FALLSS</sub>	Output fall time in Slow-Strong mode	10	ı	60	ns	25-pF load, 10%–90%, V <sub>DD</sub> =3.3-V
SID82A	F <sub>GPIOUT1</sub>	GPIO $F_{OUT}$ ; 3.3 $V \le V_{DD} \le 5.5 V$ Fast-Strong mode	-	_	24	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID83A	F <sub>GPIOUT2</sub>	GPIO $F_{OUT}$ ; 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 3.3 V Fast-Strong mode	ı	-	16	MHz	90/10%, 25-pF load, 60/40 duty cycle

### XRES

### Table 12. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID87	V <sub>IH</sub>	Input voltage HIGH threshold	$0.7 \times V_{DDD}$	_	_	V	CMOS input
SID88	V <sub>IL</sub>	Input voltage LOW threshold	_	_	$0.3 \times V_{DDD}$	V	CMOS input
SID89	Rpullup	Pull-up resistor	3.5	5.6	8.5	kΩ	_
SID90	C <sub>IN</sub>	Input capacitance	_	3	_	pF	_
SID91	V <sub>HYSXRES</sub>	Input voltage hysteresis	_	100	_	mV	_
SID92	I <sub>DIODE</sub>	Current through protection diode to $V_{DDD}/V_{SS}$	_	ı	100	μΑ	_



**Table 14. Opamp Specifications** (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID122	V <sub>N3</sub>	Input referred, 10-kHz, power = high	-	28	=	nV/rtHz	-
SID123	V <sub>N4</sub>	Input referred, 100-kHz, power = high	_	15		nV/rtHz	-
SID124	C <sub>LOAD</sub>	Stable up to maximum load. Performance specs at 50 pF	-	-	125	pF	-
SID125	Slew_rate	Cload = 50 pF, Power = High, $V_{DDA} \ge 2.7 \text{ V}$	6	-	-	V/µsec	-
SID126	T_op_wake	From disable to enable, no external RC dominating	-	300	_	µsec	_
Comp_mo	de (Comparator	Mode; 50-mV Drive, T <sub>RISE</sub> = T <sub>FALL</sub> (App	rox.)				
SID127	T <sub>PD1</sub>	Response time; power = high	_	150	_	nsec	-
SID128	T <sub>PD2</sub>	Response time; power = medium	_	400	_	nsec	-
SID129	T <sub>PD3</sub>	Response time; power = low	_	2000	_	nsec	-
SID130	Vhyst_op	Hysteresis	_	10	_	mV	-
Deep Slee	p (Deep Sleep m	ode operation is only guaranteed for V	<sub>DDA</sub> > 2.5	V)			
SID131	GBW_DS	Gain bandwidth product	-	50	_	kHz	-
SID132	IDD_DS	Current	-	15	_	μA	-
SID133	Vos_DS	Offset voltage	_	5	-	mV	_
SID134	Vos_dr_DS	Offset voltage drift	-	20	-	μV/°C	_
SID135	Vout_DS	Output voltage	0.2	_	V <sub>DD</sub> -0.2	V	_
SID136	Vcm_DS	Common mode voltage	0.2	-	V <sub>DD</sub> -1.8	V	-

Table 15. Comparator DC Specifications<sup>[3]</sup>

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID140	V <sub>OFFSET1</sub>	Input offset voltage, Factory trim	_	_	±10	mV	_
SID141	V <sub>OFFSET2</sub>	Input offset voltage, Custom trim	-	-	±6	mV	_
SID141A	V <sub>OFFSET3</sub>	Input offset voltage, ultra-low-power mode	-	±12	-	mV	$V_{DDD} \ge 2.6 \text{ V for}$ Temp < 0°C, $V_{DDD} \ge 1.8 \text{ V for}$ Temp > 0 °C
SID142	V <sub>HYST</sub>	Hysteresis when enabled. Common Mode voltage range from 0 to VDD –1	_	10	35	mV	-
SID143	V <sub>ICM1</sub>	Input common mode voltage in normal mode	0	_	V <sub>DDD</sub> -0.1	V	Modes 1 and 2
SID144	V <sub>ICM2</sub>	Input common mode voltage in low power mode	0	_	V <sub>DDD</sub>	V	_
SID145	V <sub>ICM3</sub>	Input common mode voltage in ultra low power mode	0	-	V <sub>DDD</sub> –1.15	V	$V_{DDD} \ge 2.6 \text{ V for}$ Temp < 0°C, $V_{DDD} \ge 1.8 \text{ V for}$ Temp > 0 °C
SID146	CMRR	Common mode rejection ratio	50	-	-	dB	V <sub>DDD</sub> ≥ 2.7 V
SID147	CMRR	Common mode rejection ratio	42	-	_	dB	V <sub>DDD</sub> ≤ 2.7 V
SID148	I <sub>CMP1</sub>	Block current, normal mode	-	_	400	μΑ	_
SID149	I <sub>CMP2</sub>	Block current, low power mode	_	-	100	μA	_

Note
3. ULP LCOMP operating conditions:
- V<sub>DDD</sub> 2.6 V-5.5 V for datasheet temp range < 0 °C
- V<sub>DDD</sub> 1.8 V-5.5 V for datasheet temp range ≥ 0 °C



Table 19. SAR ADC AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID167	A_psrr	Power supply rejection ratio	70	-	_	dB	Measured at 1-V reference
SID168	A_cmrr	Common mode rejection ratio	66	_	_	dB	-
SID169	A_samp	Sample rate	_	_	1	Msps	
SID313	Fsarintref	SAR operating speed without external ref. bypass	_	_	100	Ksps	12-bit resolution
SID170	A_snr	Signal-to-noise ratio (SNR)	65	_	_	dB	Fin = 10 kHz
SID171	A_bw	Input bandwidth without aliasing	_	_	A_samp/2	kHz	-
SID172	A_inl	Integral non linearity. V <sub>DD</sub> = 1.71 to 5.5 V, 1 Msps	-1.7	-	2	LSB	Vref = 1 V to V <sub>DD</sub>
SID173	A_INL	Integral non linearity. V <sub>DDD</sub> = 1.71 to 3.6 V, 1 Msps	-1.5	_	1.7	LSB	Vref = 1.71 V to V <sub>DD</sub>
SID174	A_INL	Integral non linearity. V <sub>DD</sub> = 1.71 to 5.5 V, 500 Ksps	-1.5	_	1.7	LSB	Vref = 1 V to V <sub>DD</sub>
SID175	A_dnl	Differential non linearity. V <sub>DD</sub> = 1.71 to 5.5 V, 1 Msps	-1	-	2.2	LSB	Vref = 1 V to V <sub>DD</sub>
SID176	A_DNL	Differential non linearity. V <sub>DD</sub> = 1.71 to 3.6 V, 1 Msps	<b>–</b> 1	_	2	LSB	Vref = 1.71 V to V <sub>DD</sub>
SID177	A_DNL	Differential non linearity. $V_{DD}$ = 1.71 to 5.5 V, 500 Ksps	-1	_	2.2	LSB	Vref = 1 V to V <sub>DD</sub>
SID178	A_thd	Total harmonic distortion	_	_	<del>-</del> 65	dB	Fin = 10 kHz

CSD

Table 20. CSD Block Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID179	$V_{CSD}$	Voltage range of operation	1.71	_	5.5	V	-
SID180	IDAC1	DNL for 8-bit resolution	<b>–</b> 1	_	1	LSB	_
SID181	IDAC1	INL for 8-bit resolution	-3	_	3	LSB	_
SID182	IDAC2	DNL for 7-bit resolution	<b>–</b> 1	_	1	LSB	_
SID183	IDAC2	INL for 7-bit resolution	-3	_	3	LSB	-
SID184	SNR	Ratio of counts of finger to noise	5	_	_	Ratio	Capacitance range of 9 to 35 pF, 0.1 pF sensitivity. Radio is not operating during the scan
SID185	I <sub>DAC1_CRT1</sub>	Output current of IDAC1 (8 bits) in High range	1	612	_	μA	-
SID186	I <sub>DAC1_CRT2</sub>	Output current of IDAC1 (8 bits) in Low range	-	306	-	μA	-
SID187	I <sub>DAC2_CRT1</sub>	Output current of IDAC2 (7 bits) in High range	_	305	_	μA	_
SID188	I <sub>DAC2_CRT2</sub>	Output current of IDAC2 (7 bits) in Low range	_	153	-	μА	-



### Table 26. PWM AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID214	T <sub>PWMFREQ</sub>	Operating frequency	F <sub>CLK</sub>	-	48	MHz	_
SID215	T <sub>PWMPWINT</sub>	Pulse width (internal)	2 × T <sub>CLK</sub>	_	_	ns	_
SID216	T <sub>PWMEXT</sub>	Pulse width (external)	2 × T <sub>CLK</sub>	-	_	ns	_
SID217	T <sub>PWMKILLINT</sub>	Kill pulse width (internal)	2 × T <sub>CLK</sub>	-	_	ns	_
SID218	T <sub>PWMKILLEXT</sub>	Kill pulse width (external)	2 × T <sub>CLK</sub>	_	_	ns	_
SID219	T <sub>PWMEINT</sub>	Enable pulse width (internal)	2 × T <sub>CLK</sub>	-	_	ns	_
SID220	T <sub>PWMENEXT</sub>	Enable pulse width (external)	2 × T <sub>CLK</sub>	-	_	ns	_
SID221	T <sub>PWMRESWINT</sub>	Reset pulse width (internal)	2 × T <sub>CLK</sub>	_	_	ns	_
SID222	T <sub>PWMRESWEXT</sub>	Reset pulse width (external)	2 × T <sub>CLK</sub>	_	_	ns	_

P<sub>C</sub>

# Table 27. Fixed I<sup>2</sup>C DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	I <sub>I2C1</sub>	Block current consumption at 100 kHz	_	_	50	μA	_
SID224	I <sub>I2C2</sub>	Block current consumption at 400 kHz	_	_	155	μA	-
SID225	I <sub>I2C3</sub>	Block current consumption at 1 Mbps	_	_	390	μΑ	_
SID226	I <sub>I2C4</sub>	I <sup>2</sup> C enabled in Deep Sleep mode	_	1	1.4	μA	_

# Table 28. Fixed I<sup>2</sup>C AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID227	F <sub>I2C1</sub>	Bit rate	1	1	1	Mbps	_

LCD Direct Drive

### Table 29. LCD Direct Drive DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID228	I <sub>LCDLOW</sub>	Operating current in low-power mode	ı	17.5	-	μA	16 × 4 small segment display at 50 Hz
SID229	C <sub>LCDCAP</sub>	LCD capacitance per segment/common driver	_	500	5000	pF	-
SID230	LCD <sub>OFFSET</sub>	Long-term segment offset	_	20	_	mV	-
SID231	I <sub>LCDOP1</sub>	LCD system operating current V <sub>BIAS</sub> = 5 V.	_	2	_	mA	32 × 4 segments. 50 Hz at 25 °C
SID232	I <sub>LCDOP2</sub>	LCD system operating current. V <sub>BIAS</sub> = 3.3 V	_	2	_	mA	32 × 4 segments 50 Hz at 25 °C

# Table 30. LCD Direct Drive AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID233	F <sub>LCD</sub>	LCD frame rate	10	50	150	Hz	-

# Table 31. Fixed UART DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234	I <sub>UART1</sub>	Block current consumption at 100 kbps	-	-	55	μΑ	_
SID235	I <sub>UART2</sub>	Block current consumption at 1000 kbps	-	-	360	μΑ	-

Document Number: 002-23053 Rev. \*\* Page 28 of 49



Table 38. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID250	T <sub>ROWWRITE</sub> <sup>[5]</sup>	Row (block) write time (erase and program)	ı	-	20	ms	Row (block) = 128 bytes for 128 KB flash devices Row (block) = 256 bytes for 256 KB flash devices
SID251	T <sub>ROWERASE</sub> <sup>[5]</sup>	Row erase time	-	_	13	ms	_
SID252	T <sub>ROWPROGRAM</sub> <sup>[5]</sup>	Row program time after erase	-	_	7	ms	_
SID253	T <sub>BULKERASE</sub> <sup>[5]</sup>	Bulk erase time (256 KB)	-	-	35	ms	_
SID254	T <sub>DEVPROG</sub> <sup>[5]</sup>	Total device program time	-	_	50	seconds	256 KB
SID254A	DEVPROG	Total device program time	-	_	25	Seconds	128 KB
SID255	F <sub>END</sub>	Flash endurance	100 K	_	_	cycles	_
SID256	F <sub>RET</sub>	Flash retention. $T_A \le 55$ °C, 100 K P/E cycles	20	_	_	years	-
SID257	F <sub>RET2</sub>	Flash retention. $T_A \le 85$ °C, 10 K P/E cycles	10	_	_	years	_

### **System Resources**

Power-on-Reset (POR)

# Table 39. POR DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID258	V <sub>RISEIPOR</sub>	Rising trip voltage	0.80	_	1.45	V	_
SID259	V <sub>FALLIPOR</sub>	Falling trip voltage	0.75	_	1.40	V	_
SID260	V <sub>IPORHYST</sub>	Hysteresis	15	_	200	mV	_

### Table 40. POR AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID264	T <sub>PPOR_TR</sub>	PPOR response time in Active and Sleep modes	_	ı	1	μs	-

#### Table 41. Brown-Out Detect

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID261	V <sub>FALLPPOR</sub>	BOD trip voltage in Active and Sleep modes	1.64	1	1	V	-
SID262	V <sub>FALLDPSLP</sub>	BOD trip voltage in Deep Sleep mode	1.4	-	_	V	_

#### Table 42. Hibernate Reset

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID263	V <sub>HBRTRIP</sub>	BOD trip voltage in Hibernate mode	1.1	1	Î	٧	_

### Note

Document Number: 002-23053 Rev. \*\* Page 30 of 49

<sup>5.</sup> It can take as much as 20 milliseconds to write to flash. During this time, the device should not be reset, or flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.






Figure 8. 56-Pin QFN  $7 \times 7 \times 0.6$  mm

#### NOTES:

- 1. XX HATCH AREA IS SOLDERABLE EXPOSED PAD
- 2. BASED ON REF JEDEC # MO-248
- 3. ALL DIMENSIONS ARE IN MILLIMETERS

001-58740 \*C

The center pad on the QFN package should be connected to ground (VSS) for best mechanical, thermal, and electrical performance.



### **WLCSP Compatibility**

The PSoC 4XXX\_BLE family has products with 128 KB (16KB SRAM) and 256 KB (32KB SRAM) Flash. Package pin-outs and sizes are identical for the 56-pin QFN package but are different in one dimension for the 68-ball WLCSP.

The 256KB Flash product has an extra column of balls which are required for mechanical integrity purposes in the Chip-Scale package. With consideration for this difference, the land pattern on the PCB may be designed such that either product may be used with no change to the PCB design.

Figure 9 shows the 128KB and 256 KB Flash CSP packages.

CONNECTED PADS
NC PADS
PACKAGE CENTER
PACK BOUNDARY
FIDUCIAL FOR 28K
FIDUCIAL FOR 28K

Figure 9. 128KB and 256 KB Flash CSP Packages


The rightmost column of (all NC, No Connect) balls in the 256K BLE WLCSP is for mechanical integrity purposes. The package is thus wider (3.2 mm versus 2.8 mm). All other dimensions are identical. Cypress will provide layout symbols for PCB layout.

The scheme in Figure 9 is implemented to design the PCB for the 256K BLE package with the appropriate space requirements thus allowing use of either package at a later time without redesigning the Printed Circuit Board.



**TOP VIEW** SIDE VIEW **BOTTOM VIEW** 1 2 3 4 5 6 7 8 -0.08 C

Figure 10. 68-Ball WLCSP Package Outline




#### NOTES:

- 1. REFERENCE JEDEC PUBLICATION 95, DESIGN GUIDE 4.18
- 2. ALL DIMENSIONS ARE IN MILLIMETERS

001-92343 \*A

Figure 11. 68-Ball Thin WLCSP



### NOTES:

- 1. REFERENCE JEDEC PUBLICATION 95, DESIGN GUIDE 4.18
- 2. ALL DIMENSIONS ARE IN MILLIMETERS

001-99408 \*\*

PIN #1 MARK  $\triangle$ ⊕0000000 0000000 00000000 00000000 Þ ⊕ ⊕ φοοφ A E **TOP VIEW BOTTOM VIEW** // 0.10 C DETAIL A A1- C 76ХØb <u>/</u>5 Ф Ø0.06 **©** C A B Ø0.03 **©** C **DETAIL A** SIDE VIEW

Figure 13. 76-Ball Thin WLCSP Package Outline

		DIMENSIONS		Ì		
SYMBOL	MIN.	NOM.	MAX.	1		
Α	-	-	0.40			
A1	0.072 0.08 0.088					
D		3.87 BSC				
E	4.04 BSC					
D1	3.20 BSC					
E1	3.20 BSC					
MD	9					
ME	9					
N	76					
Øь	0.22 0.25 0.28					
eD	0.40 BSC					
еE	0.40 BSC					
SD	0.381					
SE	0.321					

#### NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- ${\it 2. \,\,\,} {\it SOLDER \,\,} {\it BALL \,\,} {\it POSITION \,\,} {\it DESIGNATION \,\,} {\it PER \,\,} {\it JEP95, \,\,} {\it SECTION \,\,} {\it 3, \,\,} {\it SPP-020.}$
- 3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- 4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

  SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

  N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- ⚠ DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- \*SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

  WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW,
  "SD" OR "SE" = 0.
  - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- 1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER
  RALLS

002-10658 \*\*



# **Acronyms**

Table 60. Acronyms Used in this Document

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
АНВ	AMBA (advanced microcontroller bus architecture) high-performance bus, an Arm data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
Arm <sup>®</sup>	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge

Table 60. Acronyms Used in this Document (continued)

Acronym	Description
ETM	embedded trace macrocell
FIR	finite impulse response, see also IIR
FPB	flash patch and breakpoint
FS	full-speed
GPIO	general-purpose input/output, applies to a PSoC pin
HVI	high-voltage interrupt, see also LVI, LVD
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
I <sup>2</sup> C, or IIC	Inter-Integrated Circuit, a communications protocol
IIR	infinite impulse response, see also FIR
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
I/O	input/output, see also GPIO, DIO, SIO, USBIO
IPOR	initial power-on reset
IPSR	interrupt program status register
IRQ	interrupt request
ITM	instrumentation trace macrocell
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol.
LR	link register
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVI	low-voltage interrupt, see also HVI
LVTTL	low-voltage transistor-transistor logic
MAC	multiply-accumulate
MCU	microcontroller unit
MISO	master-in slave-out
NC	no connect
NMI	nonmaskable interrupt
NRZ	non-return-to-zero
NVIC	nested vectored interrupt controller
NVL	nonvolatile latch, see also WOL
opamp	operational amplifier

Page 45 of 49



Table 60. Acronyms Used in this Document (continued)

Acronym	Description
PC	program counter
PCB	printed circuit board
PGA	programmable gain amplifier
PHUB	peripheral hub
PHY	physical layer
PICU	port interrupt control unit
PLA	programmable logic array
PLD	programmable logic device, see also PAL
PLL	phase-locked loop
PMDD	package material declaration data sheet
POR	power-on reset
PRES	precise power-on reset
PRS	pseudo random sequence
PS	port read data register
PSoC <sup>®</sup>	Programmable System-on-Chip™
PSRR	power supply rejection ratio
PWM	pulse-width modulator
RAM	random-access memory
RISC	reduced-instruction-set computing
RMS	root-mean-square
RTC	real-time clock
RTL	register transfer language
RTR	remote transmission request
RX	receive
SAR	successive approximation register
SC/CT	switched capacitor/continuous time
SCL	I <sup>2</sup> C serial clock
SDA	I <sup>2</sup> C serial data
S/H	sample and hold
SINAD	signal to noise and distortion ratio
SIO	special input/output, GPIO with advanced features. See GPIO.
SOC	start of conversion
SOF	start of frame
SPI	Serial Peripheral Interface, a communications protocol
SR	slew rate
SRAM	static random access memory
SRES	software reset
SWD	serial wire debug, a test protocol

Table 60. Acronyms Used in this Document (continued)

Acronym	Description
SWV	single-wire viewer
TD	transaction descriptor, see also DMA
THD	total harmonic distortion
TIA	transimpedance amplifier
TRM	technical reference manual
TTL	transistor-transistor logic
TX	transmit
UART	Universal Asynchronous Transmitter Receiver, a communications protocol
UDB	universal digital block
USB	Universal Serial Bus
USBIO	USB input/output, PSoC pins used to connect to a USB port
VDAC	voltage DAC, see also DAC, IDAC
WDT	watchdog timer
WOL	write once latch, see also NVL
WRES	watchdog timer reset
XRES	external reset I/O pin
XTAL	crystal

Document Number: 002-23053 Rev. \*\* Page 46 of 49



# **Document Conventions**

### **Units of Measure**

### Table 61. Units of Measure

Symbol	Unit of Measure
°C	degrees Celsius
dB	decibel
fF	femto farad
Hz	hertz
KB	1024 bytes
kbps	kilobits per second
Khr	kilohour
kHz	kilohertz
kΩ	kilo ohm
ksps	kilosamples per second
LSB	least significant bit
Mbps	megabits per second
MHz	megahertz
ΜΩ	mega-ohm
Msps	megasamples per second
μΑ	microampere
μF	microfarad
μH	microhenry
μs	microsecond
μV	microvolt
μW	microwatt
mA	milliampere
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
nV	nanovolt
Ω	ohm
pF	picofarad
ppm	parts per million
ps	picosecond
s	second
sps	samples per second
sqrtHz	square root of hertz
V	volt