



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | SH-2 |
| Core Size | 32-Bit Single-Core |
| Speed | 50MHz |
| Connectivity | SCI |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 37 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 8K x 8 |
| Voltage - Supply (Vcc/Vdd) | 4V ~ 5.5V |
| Data Converters | A/D 8x10b |
| Oscillator Type | External |
| Operating Temperature | -20°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-BQFP |
| Supplier Device Package | 64-QFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/df71251an50fav |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Туре | Kinds of Instruction | Op Code | Function | Number of Instructions |
|------------------------|-------------------------|---------|--|---------------------------|
| Branch instructions | 9 | BF | Conditional branch, delayed conditional branch $(T = 0)$ | 11 |
| | | BT | Conditional branch, delayed conditional branch $(T = 1)$ | - |
| | | BRA | Unconditional branch | - |
| | | BRAF | Unconditional branch | - |
| | | BSR | Branch to subroutine procedure | - |
| | | BSRF | Branch to subroutine procedure | - |
| | | JMP | Unconditional branch | - |
| | | JSR | Branch to subroutine procedure | _ |
| | | RTS | Return from subroutine procedure | - |
| System | 11 | CLRT | T bit clear | 31 |
| control | | CLRMAC | MAC register clear | _ |
| | | LDC | Load into control register | _ |
| | | LDS | Load into system register | _ |
| | | NOP | No operation | _ |
| | | RTE | Return from exception handling | _ |
| | | SETT | T bit setting | _ |
| | | SLEEP | Transition to power-down mode | |
| | | STC | Store from control register | |
| | | STS | Store from system register | |
| | | TRAPA | Trap exception handling | |
| Total: | 62 | | | 142 |

RENESAS

3.2 Input/Output Pins

Table 3.2 describes the configuration of operating mode related pin.

Table 3.2Pin Configuration

| Pin Name | Input/Output | Function |
|----------|--------------|---|
| MD1 | Input | Designates operating mode through the level applied to this pin |
| FWE | Input | Enables, by hardware, programming/erasing of the on-chip flash memory |

3.3 Operating Modes

3.3.1 Mode 3 (Single Chip Mode)

All ports can be used in this mode, however the external address cannot be used.

5.5 Exceptions Triggered by Instructions

5.5.1 Types of Exceptions Triggered by Instructions

Exception handling can be triggered by the trap instruction, illegal slot instructions, and general illegal instructions, as shown in table 5.9.

Table 5.9 Types of Exceptions Triggered by Instructions

| Туре | Source Instruction | Comment | | | |
|-------------------------------|--|--|--|--|--|
| Trap instruction | TRAPA | | | | |
| Illegal slot instructions* | Undefined code placed immediately after a delayed branch instruction (delay slot) or | Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S, BSRF, BRAF | | | |
| | instructions that changes the PC value | Instructions that changes the PC value: JMP, JSR, BRA, BSR, RTS, RTE, BT, BF, TRAPA, BF/S, BT/S, BSRF, BRAF, LDC Rm,SR, LDC.L @Rm+,SR | | | |
| General illegal instructions* | Undefined code anywhere besides in a delay slot | _ | | | |
| Note: * The o | peration is not guaranteed when un | defined instructions other than H'F000 to | | | |

H'FFFF are decoded.

5.5.2 Trap Instructions

When a TRAPA instruction is executed, the trap instruction exception handling starts. The CPU operates as follows:

- 1. The status register (SR) is saved to the stack.
- 2. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the TRAPA instruction.
- 3. The CPU reads the start address of the exception handling routine from the exception handling vector table that corresponds to the vector number specified in the TRAPA instruction, program execution branches to that address, and then the program starts. This branch is not a delayed branch.



Section 6 Interrupt Controller (INTC)

The interrupt controller (INTC) ascertains the priority of interrupt sources and controls interrupt requests to the CPU.

6.1 Features

- 16 levels of interrupt priority
- NMI noise canceller function
- Occurrence of interrupt can be reported externally (IRQOUT pin)



6.6.2 Stack after Interrupt Exception Handling

Figure 6.4 shows the stack after interrupt exception handling.



Figure 6.4 Stack after Interrupt Exception Handling

6.7 Interrupt Response Time

Table 6.4 lists the interrupt response time, which is the time from the occurrence of an interrupt request until the interrupt exception handling starts and fetching of the first instruction of the interrupt handling routine begins.

| Bit | Bit Name | Initial Value | R/W | Description |
|------|----------|------------------|-----|---|
| 5 | DBEB | 0 | R/W | Data Break Enable B |
| | | | | Selects whether or not the data bus condition is included in the break condition of channel B. |
| | | | | 0: No data bus condition is included in the condition of channel B |
| | | | | 1: The data bus condition is included in the condition of channel B |
| 4 | | 0 | R | Reserved |
| | | | | This bit is always read as 0. The write value should always be 0. |
| 3 | SEQ | 0 | R/W | Sequence Condition Select |
| | | | | Selects two conditions of channels A and B as independent or sequential conditions. |
| | | | | 0: Channels A and B are compared under independent conditions |
| | | | | 1: Channels A and B are compared under sequential conditions (channel A, then channel B) |
| 2, 1 | | All 0 | R | Reserved |
| | | | | These bits are always read as 0. The write value should always be 0. |
| 0 | ETBE | 0 | R/W | Number of Execution Times Break Enable |
| | | | | Enables the execution-times break condition only on channel B. If this bit is 1 (break enable), a user break is requested when the number of break conditions matches with the number of execution times that is specified by BETR. |
| | | | | 0: The execution-times break condition is disabled on channel B |
| | | | | 1: The execution-times break condition is enabled on channel B |

| Table 9.31 | Output I | Level Select | Function |
|------------|----------|--------------|----------|
|------------|----------|--------------|----------|

| Bit 0 | Function | | | | | | | |
|-------|----------------|--------------|------------|----------------------|--|--|--|--|
| | | | | Compare Match Output | | | | |
| OLSP | Initial Output | Active Level | Up Count | Down Count | | | | |
| 0 | High level | Low level | Low level | High level | | | | |
| 1 | Low level | High level | High level | Low level | | | | |

Figure 9.2 shows an example of complementary PWM mode output (1 phase) when OLSN = 1 and OLSP = 1.



Figure 9.2 Complementary PWM Mode Output Level Example

3. Initialization

In complementary PWM mode, there are six registers that must be initialized. In addition, there is a register that specifies whether to generate dead time (it should be used only when dead time generation should be disabled).

Before setting complementary PWM mode with bits MD3 to MD0 in the timer mode register (TMDR), the following initial register values must be set.

TGRC_3 operates as the buffer register for TGRA_3, and should be set with 1/2 the PWM carrier cycle + dead time Td. The timer cycle buffer register (TCBR) operates as the buffer register for the timer cycle data register (TCDR), and should be set with 1/2 the PWM carrier cycle. Set dead time Td in the timer dead time data register (TDDR).

When dead time is not needed, the TDER bit in the timer dead time enable register (TDER) should be cleared to 0, TGRC_3 and TGRA_3 should be set to 1/2 the PWM carrier cycle + 1, and TDDR should be set to 1.

Set the respective initial PWM duty values in buffer registers TGRD_3, TGRC_4, and TGRD_4.

The values set in the five buffer registers excluding TDDR are transferred simultaneously to the corresponding compare registers when complementary PWM mode is set.

Set TCNT_4 to H'0000 before setting complementary PWM mode.

| Register/Counter | Set Value |
|------------------------|---|
| TGRC_3 | 1/2 PWM carrier cycle + dead time Td |
| | (1/2 PWM carrier cycle + 1 when dead time generation is disabled by TDER) |
| TDDR | Dead time Td (1 when dead time generation is disabled by TDER) |
| TCBR | 1/2 PWM carrier cycle |
| TGRD_3, TGRC_4, TGRD_4 | Initial PWM duty value for each phase |
| TCNT_4 | H'0000 |

Table 9.56 Registers and Counters Requiring Initialization

Note: The TGRC_3 set value must be the sum of 1/2 the PWM carrier cycle set in TCBR and dead time Td set in TDDR. When dead time generation is disabled by TDER, TGRC_3 must be set to 1/2 the PWM carrier cycle + 1.

4. PWM Output Level Setting

In complementary PWM mode, the PWM pulse output level is set with bits OLSN and OLSP in timer output control register 1 (TOCR1) or bits OLS1P to OLS3P and OLS1N to OLS3N in timer output control register 2 (TOCR2).

The output level can be set for each of the three positive phases and three negative phases of 6-phase output.

Complementary PWM mode should be cleared before setting or changing output levels.

5. Dead Time Setting

In complementary PWM mode, PWM pulses are output with a non-overlapping relationship between the positive and negative phases. This non-overlap time is called the dead time.

The non-overlap time is set in the timer dead time data register (TDDR). The value set in TDDR is used as the TCNT_3 counter start value, and creates non-overlap between TCNT_3 and TCNT_4. Complementary PWM mode should be cleared before changing the contents of TDDR.

6. Dead Time Suppressing

Dead time generation is suppressed by clearing the TDER bit in the timer dead time enable register (TDER) to 0. TDER can be cleared to 0 only when 0 is written to it after reading TDER = 1.

TGRA_3 and TGRC_3 should be set to 1/2 PWM carrier cycle + 1 and the timer dead time data register (TDDR) should be set to 1.

By the above settings, PWM waveforms without dead time can be obtained. Figure 9.41 shows an example of operation without dead time.





Figure 9.46 Example of Complementary PWM Mode Waveform Output (1)



Figure 9.47 Example of Complementary PWM Mode Waveform Output (2)

Pin initialization procedures are described below for the numbered combinations in table 9.59. The active level is assumed to be low.

Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Normal Mode: Figure 9.124 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in normal mode after re-setting.



Figure 9.124 Error Occurrence in Normal Mode, Recovery in Normal Mode

- 1. After a reset, MTU2 output is low and ports are in the high-impedance state.
- 2. After a reset, the TMDR setting is for normal mode.
- 3. For channels 3 and 4, enable output with TOER before initializing the pins with TIOR.
- 4. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence.)
- 5. Set MTU2 output with the PFC.
- 6. The count operation is started by TSTR.
- 7. Output goes low on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR.
- 11. Not necessary when restarting in normal mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU2 output with the PFC.
- 14. Operation is restarted by TSTR.

| Bit | Bit Name | Initial value | R/W | Description |
|----------|----------|------------------|-------------------|---|
| 15 to 13 | | All 0 | R | Reserved |
| | | | | These bits are always read as 0. The write value should always be 0. |
| 12 | POE8F | 0 | R/(W)*1 | POE8 Flag |
| | | | | This flag indicates that a high impedance request has been input to the $\overline{\text{POE8}}$ pin. |
| | | | | [Clearing conditions] |
| | | | | By writing 0 to POE8F after reading POE8F = 1 (when the falling edge is selected by bits 1 and 0 in ICSR3). |
| | | | | • By writing 0 to POE8F after reading POE8F = 1 after a high level input to POE8 is sampled at Pf/8, Pf/16, or Pf/128 clock (when low-level sampling is selected by bits 1 and 0 in ICSR3) |
| | | | | [Setting condition] |
| | | | | When the input condition set by bits 1 and 0 in ICSR3 occurs at the POE8 pin |
| 11, 10 | | All 0 | R | Reserved |
| | | | | These bits are always read as 0. The write value should always be 0. |
| 9 | POE8E | 0 | R/W* ² | POE8 High-Impedance Enable |
| | | | | This bit specifies whether to place the pins in high- impedance state when the POE8F bit in ICSR3 is set to 1. |
| | | | | 0: Does not place the pins in high-impedance state |
| | | | | 1: Places the pins in high-impedance state |
| 8 | PIE3 | 0 | R/W | Port Interrupt Enable 3 |
| | | | | (Supported only by the SH7125. Write 0 to this bit in the SH7124.) |
| | | | | This bit enables or disables interrupt requests when the POE8 bit in ICSR3 is set to 1. |
| | | | | 0: Interrupt requests disabled |
| | | | | 1: Interrupt requests enabled |

12.7.3 Break Detection and Processing

Break signals can be detected by reading the RXD pin directly when a framing error (FER) is detected. In the break state the input from the RXD pin consists of all 0s, so the FER flag is set and the parity error flag (PER) may also be set. Note that, although transfer of received data to SCRDR is halted in the break state, the SCI receiver continues to operate.

12.7.4 Sending a Break Signal

The I/O condition and level of the TXD pin are determined by the SPB0DT bit in the serial port register (SCSPTR). This feature can be used to send a break signal.

Until TE bit is set to 1 (enabling transmission) after initializing, TXD pin does not work. During the period, mark status is performed by SPB0DT bit. Therefore, the SPB0DT bit should be set to 1 at first (high level output).

To send a break signal during serial transmission, clear the SPB0DT bit to 0 (low level), then clear the TE bit to 0 (halting transmission). When the TE bit is cleared to 0, the transmitter is initialized regardless of the current transmission state, and 0 is output from the TXD pin.

12.7.5 Receive Data Sampling Timing and Receive Margin (Asynchronous Mode)

The SCI operates on a base clock with a frequency of 16 times the transfer rate in asynchronous mode. In reception, the SCI synchronizes internally with the fall of the start bit, which it samples on the base clock. Receive data is latched at the rising edge of the eighth base clock pulse. The timing is shown in figure 12.21.



| | | Initial | | |
|--------|------------|---------|-----|--|
| Bit | Bit Name | Value | R/W | Description |
| 7 to 4 | TRG1S[3:0] | 0000 | R/W | A/D Trigger 1 Select 3 to 0 |
| | | | | Select an external trigger or MTU2 trigger to start A/D conversion for group 0 when A/D module 1 is in single mode, 4-channel scan mode, or 2-channel scan mode. |
| | | | | 0000: External trigger pin (ADTRG) input |
| | | | | 0001: TRGA input capture/compare match for each MTU2 channel or TCNT_4 underflow (trough) in complementary PWM mode (TRGAN) |
| | | | | 0010: MTU2 channel 0 compare match (TRG0N) |
| | | | | 0011: MTU2 A/D conversion start request delaying (TRG4AN) |
| | | | | 0100: MTU2 A/D conversion start request delaying (TRG4BN) |
| | | | | 0101: Setting prohibited |
| | | | | 0110: Setting prohibited |
| | | | | 0111: Setting prohibited |
| | | | | 1xxx: Setting prohibited |
| | | | | When switching the selector, first clear the ADST bit in the A/D control register (ADCR) to 0. |
| | | | | Specify different trigger sources for the group 0 and group 1 conversion requests so that a group 0 conversion request is not generated simultaneously with a group 1 conversion request in 2-channel scan mode. |



(3.3) Flash pass/fail parameter (FPFR: general register R0 of CPU)

This parameter indicates the return value of the program processing result.

| Bit: | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Initial value: | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| R/W: | R/W |
| | | | | | | | | | | | | | | | | |
| Bit: | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | - | - | - | - | - | - | - | - | - | MD | EE | FK | - | WD | WA | SF |
| Initial value: | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| R/W: | R/W |

| | | Initial | | |
|---------|----------|-----------|-----|---|
| Bit | Bit Name | Value | R/W | Description |
| 31 to 7 | — | Undefined | R/W | Unused |
| | | | | Return 0. |
| 6 | MD | Undefined | R/W | Programming Mode Related Setting Error Detect |
| | | | | Returns the check result of whether the signal input to the FWE pin is high and whether the error protection state is not entered. |
| | | | | When a low-level signal is input to the FWE pin or the error protection state is entered, 1 is written to this bit. The input level to the FWE pin and the error protection state can be confirmed with the FWE bit (bit 7) and the FLER bit (bit 4) in FCCS, respectively. For conditions to enter the error protection state, see section 17.6.3, Error Protection. |
| | | | | 0: FWE and FLER settings are normal (FWE = 1, FLER = 0) |
| | | | | 1: FWE = 0 or FLER = 1, and programming cannot be performed |

RENESAS



Figure 17.17 Formats in the Communications Protocol

- Command (1 byte): Inquiry, selection, programming, erasure, checking, etc.
- Response (1 byte): Response to an inquiry
- Size (one or two bytes): The length of data for transfer, excluding the command/response code, size, and checksum.
- Data (n bytes): Particular data for the command or response
- --- Checksum (1 byte): Set so that the total sum of byte values from the command code to the checksum and change lower one byte to H'00.
- Error response (1 byte): Error response to a command
- Error code (1 byte): Indicates the type of error.
- Address (4 bytes): Address for programming
- Data (n bytes): Data to be programmed. "n" is known from the response to the command used to inquire about the programming size.
- Data size (4 bytes): Four-byte field included in the response to a memory reading command.



19.5 Software Standby Mode

19.5.1 Transition to Software Standby Mode

This LSI switches from a program execution state to software standby mode by executing the SLEEP instruction when the STBY bit in STBCR1 and the STBYMD bit in STBCR6 are set to 1. In software standby mode, not only the CPU but also the clock and on-chip peripheral modules halt.

The contents of the CPU registers and the data of the on-chip RAM remain unchanged. Some registers of on-chip peripheral modules are, however, initialized. For details on the states of on-chip peripheral module registers in software standby mode, refer to section 20.3, Register States in Each Operating Mode. For details on the pin states in software standby mode, refer to appendix A, Pin States.

The procedure for switching to software standby mode is as follows:

- 1. Clear the TME bit in the timer control register (WTCSR) of the WDT to 0 to stop the WDT.
- 2. Set the timer counter (WTCNT) of the WDT to 0 and bits CKS2 to CKS0 in WTCSR to appropriate values to secure the specified oscillation settling time.
- 3. After setting the STBY bit in STBCR1 and the STBYMD bit in STBCR6 to 1, execute the SLEEP instruction.
- 4. Software standby mode is entered and the clocks within this LSI are halted.



Figure C.2 QFP-64



Appendix



| Item | Page | Revision (See Manual for Details) |
|---|------|--|
| 17.2.4 Flash Memory | 584 | Figure amended |
| Figure 17.3 Flash Memory Configuration | | 128KB 128KB SH71253 SH71243 64KB |
| Comgutation | | SH71252 Address H00003FFF SH71242 (when the size of the user MAT • 32KB is 16 kbytes) 128 kbytes 64 kbytes |
| | | SH71251A Address H0000/FFF SH71241A (when the size of the user MAT 32 kbytes 32 kbytes • 16KB is 32 kbytes) SH71250A Address H0000FFFF |
| | | SH71240A (when the size of the user MAT is 64 kbytes) Address H'0001FFFF |
| | | (when the size of the user MA I is 128 kbytes) |
| 17.2.5 Block Division | 584 | Description amended |
| | | It is not divided on the 32 Kbyte versions of the SH71251A and SH71241A or the 16 Kbyte versions of the SH71250A and SH71240A. |
| Figure 17.4 Block Division of User MAT | 584 | Figure amended |
| | | • 32 kbytes |
| | | H'00000000 |
| | | H'00007FFF 8 |
| | | • 16 kbytes |
| | | < User MAT > |
| | | |
| 17.9 Off-Board Programming | 662 | Description amended |
| Mode | | A PROM programmer can be used to perform programming/erasing via a socket adapter. Use a PROM programmer that supports the proprietary Renesas specification. |
| | | Note that before using a PROM programmer to program the MCU, the MAT should initially be erased completely. |