
E·XFL

NXP USA Inc. - DSP56321VF200R2 Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details

| Details | |
|-------------------------|---|
| Product Status | Obsolete |
| Туре | Fixed Point |
| Interface | Host Interface, SSI, SCI |
| Clock Rate | 200MHz |
| Non-Volatile Memory | ROM (576B) |
| On-Chip RAM | 576kB |
| Voltage - I/O | 3.30V |
| Voltage - Core | 1.60V |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Mounting Type | Surface Mount |
| Package / Case | 196-BGA |
| Supplier Device Package | 196-MAPBGA (15x15) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/dsp56321vf200r2 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

| | | Data Sheet Conventions | ii |
|-----------|-------|---|------|
| | | Features | iii |
| | | Target Applications | iv |
| | | Product Documentation | v |
| Chapter 1 | Signa | als/Connections | |
| - | 1.1 | Power | |
| | 1.2 | Ground | |
| | 1.3 | Clock | |
| | 1.4 | External Memory Expansion Port (Port A) | |
| | 1.5 | Interrupt and Mode Control | |
| | 1.6 | Host Interface (HI08) | |
| | 1.7 | Enhanced Synchronous Serial Interface 0 (ESSI0) | |
| | 1.8 | Enhanced Synchronous Serial Interface 1 (ESSI1) | |
| | 1.9 | Serial Communication Interface (SCI) | |
| | 1.10 | Timers | |
| | 1.11 | JTAG and OnCE Interface | 1-14 |
| Chapter 2 | Spec | ifications | |
| • | 2.1 | Maximum Ratings | |
| | 2.2 | Thermal Characteristics | |
| | 2.3 | DC Electrical Characteristics | |
| | 2.4 | AC Electrical Characteristics | |
| Chapter 3 | Pack | aging | |
| • | 3.1 | Package Description | |
| | 3.2 | MAP-BGA Package Mechanical Drawing | |
| Chapter 4 | Desid | gn Considerations | |
| • | 4.1 | Thermal Design Considerations | |
| | 4.2 | Electrical Design Considerations | |
| | 4.3 | Power Consumption Considerations | |
| | 4.4 | Input (EXTAL) Jitter Requirements | |
| | | | |

Appendix A Power Consumption Benchmark

Data Sheet Conventions

 OVERBAR
 Indicates a signal that is active when pulled low (For example, the RESET pin is active when low.)

"asserted" Means that a high true (active high) signal is high or that a low true (active low) signal is low "deasserted" Means that a high true (active high) signal is low or that a low true (active low) signal is high

| Examples: | Signal/Symbol | Logic State | Signal State | Voltage |
|-----------|---------------|-------------|--------------|----------------------------------|
| | PIN | True | Asserted | V _{IL} /V _{OL} |
| | PIN | False | Deasserted | V_{IH}/V_{OH} |
| | PIN | True | Asserted | V_{IH}/V_{OH} |
| | PIN | False | Deasserted | V_{IL}/V_{OL} |

Note: Values for V_{IL} , V_{OL} , V_{IH} , and V_{OH} are defined by individual product specifications.

Signals/Connections

The DSP56321 input and output signals are organized into functional groups as shown in **Table 1-1**. **Figure 1-1** diagrams the DSP56321 signals by functional group. The remainder of this chapter describes the signal pins in each functional group.

| Functional Group | | | |
|---|---------------------------|---------------------|--|
| Power (V _{CC}) | | 20 | |
| Ground (GND) | | 66 | |
| Clock | | 2 | |
| Address bus | | 18 | |
| Data bus | Port A ¹ | 24 | |
| Bus control | | 10 | |
| Interrupt and mode control | | | |
| Host interface (HI08) | Port B ² | 16 | |
| Enhanced synchronous serial interface (ESSI) Ports C and D ³ | | | |
| Serial communication interface (SCI) | Port E ⁴ | 3 | |
| Timer | | 3 | |
| OnCE/JTAG Port | | 6 | |
| Port A signals define the external memory interface port, including the Port B signals are the HI08 port signals multiplexed with the GPIO sig Port C and D signals are the two ESSI port signals multiplexed with the Port E signals are the SCI port signals multiplexed with the GPIO signals | nals. ne GPIO signals. | nd control signals. | |

| Table 1-1. | DSP56321 | Functional | Signal | Groupings |
|------------|-----------|-------------|---------|-----------|
| | DOI 00021 | i unotionui | orginar | aroupingo |

Chapter 3). There are also two reserved lines.

Eight signal lines are not connected internally. These are designated as no connect (NC) in the package description (see

Note: This chapter refers to a number of configuration registers used to select individual multiplexed signal functionality. See the *DSP56321 Reference Manual* for details on these configuration registers.

5.



1.1 Power

| Power Name | Description | | | |
|-------------------|---|--|--|--|
| V _{CCQL} | Quiet Core (Low) Power—An isolated power for the core processing and clock logic. This input must be isolated externally from all other chip power inputs. | | | |
| V _{CCQH} | Quiet External (High) Power—A quiet power source for I/O lines. This input must be tied externally to all other chip power inputs, <i>except</i> V _{CCQL} . | | | |
| V _{CCA} | Address Bus Power—An isolated power for sections of the address bus I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V _{CCQL} . | | | |
| V _{CCD} | Data Bus Power —An isolated power for sections of the data bus I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V _{CCQL} . | | | |
| V _{CCC} | Bus Control Power—An isolated power for the bus control I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V _{CCQL} . | | | |
| V _{CCH} | Host Power—An isolated power for the HI08 I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V _{CCQL} . | | | |
| V _{CCS} | ESSI, SCI, and Timer Power —An isolated power for the ESSI, SCI, and timer I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V _{CCQL} . | | | |
| Note: The user m | ust provide adequate external decoupling capacitors for all power connections. | | | |

Table 1-2. Power Inputs

1.2 Ground

Table 1-3. Grounds

| Name | Description | | |
|-------------------|--|--|--|
| GND | Ground—Connected to an internal device ground plane. | | |
| Note: The user mu | Note: The user must provide adequate external decoupling capacitors for all GND connections. | | |

1.3 Clock

Table 1-4. Clock Signals

| Signal Name | Туре | State During Reset | Signal Description |
|-------------|--------|-----------------------|--|
| EXTAL | Input | Input | External Clock/Crystal Input—Interfaces the internal crystal oscillator input to an external crystal or an external clock. |
| XTAL | Output | Chip-driven | Crystal Output —Connects the internal crystal oscillator output to an external crystal. If an external clock is used, leave XTAL unconnected. |



als/Connections

| Signal Name | Туре | State During Reset ^{1,2} | Signal Description |
|--|-----------------|--------------------------------------|--|
| SCK1 | Input/Output | Ignored Input | Serial Clock—Provides the serial bit rate clock for the ESSI. The SCK1 is a clock input or output used by both the transmitter and receiver in synchronous modes or by the transmitter in asynchronous modes. |
| | | | Although an external serial clock can be independent of and asynchronous to the DSP system clock, it must exceed the minimum clock cycle time of 6T (that is, the system clock frequency must be at least three times the external ESSI clock frequency). The ESSI needs at least three DSP phases inside each half of the serial clock. |
| PD3 | Input or Output | | Port D 3 —The default configuration following reset is GPIO input PD3. When configured as PD3, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SCK1 through the Port D Control Register. |
| SRD1 | Input | Ignored Input | Serial Receive Data—Receives serial data and transfers the data to the ESSI Receive Shift Register. SRD1 is an input when data is being received. |
| PD4 | Input or Output | | Port D 4 —The default configuration following reset is GPIO input PD4. When configured as PD4, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SRD1 through the Port D Control Register. |
| STD1 | Output | Ignored Input | Serial Transmit Data—Transmits data from the Serial Transmit Shift Register. STD1 is an output when data is being transmitted. |
| PD5 | Input or Output | | Port D 5 —The default configuration following reset is GPIO input PD5. When configured as PD5, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal STD1 through the Port D Control Register. |
| In the Stop state, the signal maintains the last state as follows: If the last state is input, the signal is an ignored input. If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated. The Wait processing state does not affect the signal state. | | | |

 Table 1-12.
 Enhanced Serial Synchronous Interface 1 (Continued)

1.9 Serial Communication Interface (SCI)

The SCI provides a full duplex port for serial communication with other DSPs, microprocessors, or peripherals such as modems.

| Signal Name | Туре | State During Reset ^{1,2} | Signal Description |
|-------------|-----------------|--------------------------------------|--|
| RXD | Input | Ignored Input | Serial Receive Data—Receives byte-oriented serial data and transfers it to the SCI Receive Shift Register. |
| PE0 | Input or Output | | Port E 0 —The default configuration following reset is GPIO input PE0. When configured as PE0, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal RXD through the Port E Control Register. |
| TXD | Output | Ignored Input | Serial Transmit Data—Transmits data from the SCI Transmit Data Register. |
| PE1 | Input or Output | | Port E 1 —The default configuration following reset is GPIO input PE1. When configured as PE1, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal TXD through the Port E Control Register. |

 Table 1-13.
 Serial Communication Interface



| Table 1-13. | Serial Communication | Interface | (Continued) |
|-------------|----------------------|-----------|-------------|
|-------------|----------------------|-----------|-------------|

| Signal Name | Туре | State During Reset ^{1,2} | Signal Description | |
|--|-----------------|--------------------------------------|---|--|
| SCLK | Input/Output | Ignored Input | Serial Clock—Provides the input or output clock used by the transmitter and/or the receiver. | |
| PE2 | Input or Output | | Port E 2 —The default configuration following reset is GPIO input PE2. When configured as PE2, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal SCLK through the Port E Control Register. | |
| In the Stop state, the signal maintains the last state as follows: If the last state is input, the signal is an ignored input. If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated. The Wait processing state does not affect the signal state. | | | | |

1.10 Timers

The DSP56321 has three identical and independent timers. Each timer can use internal or external clocking and can either interrupt the DSP56321 after a specified number of events (clocks) or signal an external device after counting a specific number of internal events.

| Signal Name | Туре | State During Reset ^{1,2} | Signal Description |
|------------------|--|--|---|
| TIO0 | Input or Output | Ignored Input | Timer 0 Schmitt-Trigger Input/Output — When Timer 0 functions as an external event counter or in measurement mode, TIO0 is used as input. When Timer 0 functions in watchdog, timer, or pulse modulation mode, TIO0 is used as output. |
| | | | The default mode after reset is GPIO input. TIO0 can be changed to output or configured as a timer I/O through the Timer 0 Control/Status Register (TCSR0). |
| TIO1 | Input or Output | Ignored Input | Timer 1 Schmitt-Trigger Input/Output — When Timer 1 functions as an external event counter or in measurement mode, TIO1 is used as input. When Timer 1 functions in watchdog, timer, or pulse modulation mode, TIO1 is used as output. |
| | | | The default mode after reset is GPIO input. TIO1 can be changed to output or configured as a timer I/O through the Timer 1 Control/Status Register (TCSR1). |
| TIO2 | Input or Output | Ignored Input | Timer 2 Schmitt-Trigger Input/Output — When Timer 2 functions as an external event counter or in measurement mode, TIO2 is used as input. When Timer 2 functions in watchdog, timer, or pulse modulation mode, TIO2 is used as output. |
| | | | The default mode after reset is GPIO input. TIO2 can be changed to output or configured as a timer I/O through the Timer 2 Control/Status Register (TCSR2). |
| • If t • If t | he Stop state, the sig he last state is input, he last state is outpu Wait processing sta | the signal is an igno t, these lines have w | ored input. yeak keepers that maintain the last output state even if the drivers are tri-stated. |

| Table 1-14. | Triple Timer Signals |
|-------------|----------------------|
| | The Third Orginalo |



1.11 JTAG and OnCE Interface

The DSP56300 family and in particular the DSP56321 support circuit-board test strategies based on the IEEE® Std. 1149.1[™] test access port and boundary scan architecture, the industry standard developed under the sponsorship of the Test Technology Committee of IEEE and the JTAG. The OnCE module provides a means to interface nonintrusively with the DSP56300 core and its peripherals so that you can examine registers, memory, or on-chip peripherals. Functions of the OnCE module are provided through the JTAG TAP signals. For programming models, see the chapter on debugging support in the DSP56300 Family Manual.

| Signal Name | Туре | State During Reset | Signal Description |
|----------------|---------------|-----------------------|---|
| тск | Input | Input | Test Clock—A test clock input signal to synchronize the JTAG test logic. |
| TDI | Input | Input | Test Data Input —A test data serial input signal for test instructions and data. TDI is sampled on the rising edge of TCK and has an internal pull-up resistor. |
| TDO | Output | Tri-stated | Test Data Output —A test data serial output signal for test instructions and data. TDO is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCK. |
| TMS | Input | Input | Test Mode Select —Sequences the test controller's state machine. TMS is sampled on the rising edge of TCK and has an internal pull-up resistor. |
| TRST | Input | Input | Test Reset —Înitializes the test controller asynchronously. TRST has an internal pull-up resistor. TRST must be asserted during and after power-up (see EB610/D for details). |
| DE | Input/ Output | Input | Debug Event —As an input, initiates Debug mode from an external command controller, and, as an open-drain output, acknowledges that the chip has entered Debug mode. As an input, DE causes the DSP56300 core to finish executing the current instruction, save the instruction pipeline information, enter Debug mode, and wait for commands to be entered from the debug serial input line. This signal is asserted as an output for three clock cycles when the chip enters Debug mode as a result of a debug request or as a result of meeting a breakpoint condition. The DE has an internal pull-up resistor. This signal is not a standard part of the JTAG TAP controller. The signal connects directly to the OnCE module to initiate debug mode directly or to provide a direct external indication that the chip has entered Debug mode. All other interface with the OnCE module must occur through the JTAG port. |

| Table 1-15. | JTAG/OnCE Interface |
|-------------|---------------------|
| | |



2.2 Thermal Characteristics

| Thermal Resistance Characteristic | Symbol | MAP-BGA Value | Unit |
|---|-------------------|------------------|------|
| Junction-to-ambient, natural convection, single-layer board (1s) ^{1,2} | R _{θJA} | 44 | °C/W |
| Junction-to-ambient, natural convection, four-layer board (2s2p) ^{1,3} | R _{θJMA} | 25 | °C/W |
| Junction-to-ambient, @200 ft/min air flow, single-layer board (1s) ^{1,3} | R _{θJMA} | 35 | °C/W |
| Junction-to-ambient, @200 ft/min air flow, four-layer board (2s2p) ^{1,3} | $R_{	heta JMA}$ | 22 | °C/W |
| Junction-to-board ⁴ | R _{θJB} | 13 | °C/W |
| Junction-to-case thermal resistance ⁵ | R _{θJC} | 7 | °C/W |

Table 2-2. Thermal Characteristics

Notes: 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.

3. Per JEDEC JESD51-6 with the board horizontal.

4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

2.3 DC Electrical Characteristics

| Characteristics | Symbol | Min | Тур | Max | Unit |
|---|---|---------------------------------------|------------|---|-------------|
| Supply voltage ¹ : • Core (V _{CCQL}) • I/O (V _{CCQH} , V _{CCA} , V _{CCD} , V _{CCC} , V _{CCH} , and V _{CCS}) | | 1.5 3.0 | 1.6 3.3 | 1.7 3.6 | V V |
| Input high voltage • D[0-23], BG, BB, TA • MOD/IRQ ² RESET, PINIT/NMI and all JTAG/ESSI/SCI/Timer/HI08 pins • EXTAL ⁹ | V _{IH} V _{IHP} V _{IHX} | 2.0 2.0 0.8 × V _{CCQH} | | V _{CCQH} + 0.3 V _{CCQH} + 0.3 V _{CCQH} | > > > |
| Input low voltage • D[0–23], BG, BB, TA, MOD/IRQ ² , RESET, PINIT • All JTAG/ESSI/SCI/Timer/HI08 pins • EXTAL ⁹ | V _{IL} V _{ILP} V _{ILX} | -0.3 -0.3 -0.3 | | 0.8 0.8 $0.2 \times V_{CCQH}$ | V V V |
| Input leakage current | I _{IN} | -10 | — | 10 | μΑ |
| High impedance (off-state) input current (@ 2.4 V / 0.4 V) | I _{TSI} | -10 | _ | 10 | μA |
| Output high voltage ⁸ • TTL $(I_{OH} = -0.4 \text{ mA})^6$ • CMOS $(I_{OH} = -10 \mu A)^6$ | V _{OH} | 2.4 V _{CCQH} – 0.01 | | | V V |
| Output low voltage ⁸ • TTL ($I_{OL} = 3.0 \text{ mA}$) ⁶ • CMOS ($I_{OL} = 10 \text{ µA}$) ⁶ | V _{OL} | | — | 0.4 0.01 | V V |

| Table 2-3. | DC Electrical | Characteristics ⁷ |
|------------|---------------|------------------------------|
|------------|---------------|------------------------------|



| Table 2-7. | Reset, Stop, Mode Select, and Interrupt Timing ⁵ | (CONTINUED) |
|------------|---|-------------|
|------------|---|-------------|

| | | | 200 | MHz | 220 | MHz | 240 | MHz | 275 | MHz | |
|-----|--|--|---------------|------------------------------|-------------|------------------------------|---------------|------------------------------|---------------|---------------------------------|----------------------|
| No. | Characteristics | Expression | Min | Max | Min | Мах | Min | Max | Min | Max | Unit |
| | Delay from RD assertion to interrupt request deassertion for level sensitive fast interrupts ^{1, 6, 7} | (WS + 3.25) × T _C – 10.94 | _ | Note 7 | | Note 7 | _ | Note 7 | _ | Note 7 | ns |
| | Delay from $\overline{\text{WR}}$ assertion to interrupt request deassertion for level sensitive fast interrupts ^{1, 6, 7} • SRAM WS = 3 • SRAM WS \geq 4 | (WS + 3) × T _C – 10.94 (WS + 2.5) × T _C – 10.94 | | Note 7 Note 7 | | Note 7 Note 7 | | Note 7 Note 7 | | Note 7 Note 7 | ns ns |
| | Duration for IRQA assertion to recover from Stop state | | 8.0 | — | 8.0 | — | 8.0 | — | 8.0 | — | ns |
| | Delay from IRQA assertion to fetch of first instruction (when exiting Stop)^{2, 3} DPLL is not active during Stop (PCTL Bit 1 = 0) and Stop delay is enabled (Operating Mode Register Bit 6 = 0) | DPLT + (128K × T _C) | 662.2 μs | 209.9 ms | 662.2 μs | 209.9 ms | 662.2 μs | 209.9 ms | 662.2 μs | 209.9 ms | _ |
| | DPLL is not active during Stop (PCTL Bit 1 = 0) and Stop delay is not enabled (Operating Mode Register Bit 6 = 1) DPLL is active during Stop (PCTL Bit 1 = 1; Implies No Stop Delay) | DPLT + (23.75 ± 0.5) × T _C (10.0 ± 1.75) × T _C | 6.9 41.25 | 188.8 58.8 | 6.9 37.5 | 188.8 53.3 | 6.9 34.4 | 188.8 49.0 | 6.9 30.0 | 43.0 | μs ns |
| | Duration of level sensitive IRQA assertion to ensure interrupt service (when exiting Stop)^{2, 3} DPLL is not active during Stop (PCTL bit 1 = 0) and Stop delay is enabled (Operating Mode Register Transport of the sensitive of | DPLT + (128 K × T _C) | 805.4 | | 805.4 | | 805.4 | | 805.4 | _ | μs |
| | (PCTL bit 1 = 0) and Stop delay is not enabled (Operating Mode Register Bit 6 = 1) DPLL is active during Stop ((PCTL | DPLT + (20.5 ±0.5) × T _C 5.5 × T _C | 150.1 27.5 | _ | 150.1 25 | _ | 150.1 22.9 | _ | 150.1 20.0 | _ | μs ns |
| 27 | bit 1 = 0; implies no Stop delay) Interrupt Request Rate • HI08, ESSI, SCI, Timer • DMA • IRQ, NMI (edge trigger) • IRQ, NMI (level trigger) | 12T _C 8T _C 8T _C 12T _C | | 60.0 40.0 40.0 60.0 | | 54.6 36.4 36.4 54.6 | | 50.0 33.4 33.4 50.0 | | 43.7 29.2 29.2 43.7 | ns ns ns ns |
| 28 | DMA Request Rate Data read from HI08, ESSI, SCI Data write to HI08, ESSI, SCI Timer IRQ, NMI (edge trigger) | 6T _C 7T _C 2T _C 3T _C | | 30.0 35.0 10.0 15.0 | | 27.3 31.9 9.1 13.7 | | 25.0 29.2 8.3 12.5 | | 21.84 25.48 7.28 10.92 | ns ns ns ns |
| | Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory (DMA source) access address out valid | 4.25 × T _C + 2.0 | 23.25 | | 21.34 | | 19.72 | | 17.45 | _ | ns |






Figure 2-20. Write Timing Diagram, Multiplexed Bus, Single Data Strobe




Figure 2-21. Write Timing Diagram, Multiplexed Bus, Double Data Strobe



SCI Timing 2.4.7

| N | o. Characteristics ¹ Symbol Expression | | 200 MHz 220 MH | | | MHz | /Hz 240 MHz | | | 275 MHz | | |
|-----|---|-------------------------------|---------------------------------------|-------|------|-------|-------------|-------|------|---------|-------|----------|
| No. | Characteristics' | Symbol | Expression | Min | Мах | Min | Мах | Min | Max | Min | Мах | Uni t |
| 400 | Synchronous clock cycle | t _{SCC} ² | $16 \times T_C$ | 80.0 | | 72.8 | _ | 66.7 | — | 58.0 | _ | ns |
| 401 | Clock low period | | t _{SCC} /2 -10.0 | 30.0 | | 26.4 | | 23.4 | | 19.0 | | ns |
| 402 | Clock high period | | t _{SCC} /2 -10.0 | 30.0 | | 26.4 | | 23.4 | | 19.0 | | ns |
| 403 | Output data setup to clock falling edge (internal clock) | | $t_{SCC}/4 + 0.5 \times T_C - 17.0$ | 5.5 | — | 3.5 | — | 1.76 | — | -0.68 | _ | ns |
| 404 | Output data hold after clock rising edge (internal clock) | | $t_{SCC}/4$ –1.5 × T _C | 13 | _ | 11.5 | _ | 10 | _ | 9.04 | _ | ns |
| 405 | Input data setup time before clock rising edge (internal clock) | | $t_{SCC}/4 + 0.5 \times T_{C} + 25.0$ | 47.5 | _ | 45.5 | _ | 43.8 | — | 41.32 | _ | ns |
| 406 | Input data not valid before clock rising edge (internal clock) | | $t_{SCC}/4 + 0.5 \times T_C - 5.5$ | _ | 17.0 | _ | 15.0 | _ | 13.8 | _ | 10.81 | ns |
| 407 | Clock falling edge to output data valid (external clock) | | | _ | 32.0 | _ | 32.0 | _ | 32.0 | _ | 32.0 | ns |
| 408 | Output data hold after clock rising edge (external clock) | | T _C + 8.0 | 13.0 | _ | 12.6 | | 12.2 | _ | 11.64 | _ | ns |
| 409 | Input data setup time before clock rising edge (external clock) | | | 0.0 | _ | 0.0 | _ | 0.0 | | 0.0 | | ns |
| 410 | Input data hold time after clock rising edge (external clock) | | | 9.0 | | 9.0 | _ | 9.0 | | 9.0 | _ | ns |
| 411 | Asynchronous clock cycle | t _{ACC} ³ | $64 	imes T_C$ | 320.0 | | 291.2 | | 266.9 | | 232.0 | | ns |
| 412 | Clock low period | | t _{ACC} /2 -10.0 | 150.0 | | 135.6 | | 123.5 | | 106.0 | | ns |
| 413 | Clock high period | | t _{ACC} /2 -10.0 | 150.0 | | 135.6 | | 123.5 | _ | 106.0 | | ns |
| 414 | Output data setup to clock rising edge (internal clock) | | t _{ACC} /2 -30.0 | 130.0 | _ | 115.6 | _ | 103.5 | — | 86.0 | _ | ns |
| 415 | Output data hold after clock rising edge (internal clock) | | t _{ACC} /2 -30.0 | 130.0 | _ | 115.6 | | 103.5 | — | 86.0 | | ns |


Table 2-11. **SCI** Timings

2.


 $V_{CCQH} = 3.3 V \pm 0.3 V$, $V_{CCQL} = 1.6 V \pm 0.1 V$; $T_J = -40^{\circ}C$ to +100 °C, $C_L = 50 \text{ pF}$. $t_{SCC} =$ synchronous clock cycle time (for internal clock, t_{SCC} is determined by the SCI clock control register and T_C). $t_{ACC} =$ asynchronous clock cycle time; value given for 1X Clock mode (for internal clock, t_{ACC} is determined by the SCI clock 3. control register and T_C).

4. In the timing diagrams that follow, the SCLK is drawn using the clock falling edge as a the first reference. Clock polarity is programmable in the SCI Control Register (SCR). Refer to the DSP56321 Reference Manual for details.





a) Internal Clock



b) External Clock

Figure 2-22. SCI Synchronous Mode Timing




Figure 2-23. SCI Asynchronous Mode Timing



2.4.8 ESSI0/ESSI1 Timing

| No | Characteristics ^{4, 6} | Symbol | Expression | 200 | 200 MHz | | 220 MHz | | MHz | /Hz 275 N | | Cond- | Unit |
|-----|---|--|---|--------------|-------------|--------------|-------------|--------------|-------------|--------------|-------------|--------------------|----------|
| No. | Characteristics 7 | Symbol | Expression | Min | Max | Min | Max | Min | Max | Min | Max | ition ⁵ | Unit |
| 430 | Clock cycle ¹ | T _{ECCX} T _{ECCI} | $6 \times T_C \\ 8 \times T_C$ | 30.0 40.0 | _ | 27.3 36.6 | _ | 25.0 33.3 | _ | 21.5 25.0 | _ | x ck i ck | ns ns |
| 431 | Clock high period • For internal clock • For external clock | | T _{ECCX} /2 – 3.7 T _{ECCI} /2 – 10.0 | 11.3 10.0 | _ | 9.9 8.2 | _ | 8.8 6.7 | _ | 7.21 2.5 | - | | ns ns |
| 432 | Clock low period • For internal clock • For external clock | | T _{ECCX} /2 – 3.7 T _{ECCI} /2 –10.0 | 11.3 10.0 | | 9.9 8.2 | | 8.8 6.7 | | 7.21 2.5 | | | ns ns |
| 433 | RXC rising edge to FSR out (bit-length) high | | | _ | 12.5 8.3 | _ | 12.5 8.3 | _ | 12.5 8.3 | _ | 12.5 8.3 | x ck i ck a | ns |
| 434 | RXC rising edge to FSR out (bit-length) low | | | _ | 12.5 8.3 | _ | 12.5 8.3 | _ | 12.5 8.3 | _ | 12.5 8.3 | x ck i ck a | ns |
| 435 | RXC rising edge to FSR out (word- length-relative) high ² | | | _ | 12.5 8.3 | _ | 12.5 8.3 | _ | 12.5 8.3 | _ | 12.5 8.3 | x ck i ck a | ns |
| 436 | RXC rising edge to FSR out (word- length-relative) low ² | | | _ | 12.5 8.3 | _ | 12.5 8.3 | _ | 12.5 8.3 | _ | 12.5 8.3 | x ck i ck a | ns |
| 437 | RXC rising edge to FSR out (word- length) high | | | _ | 12.5 8.3 | _ | 12.5 8.3 | _ | 12.5 8.3 | _ | 12.5 8.3 | x ck i ck a | ns |
| 438 | RXC rising edge to FSR out (word- length) low | | | _ | 12.5 8.3 | _ | 12.5 8.3 | _ | 12.5 8.3 | _ | 12.5 8.3 | x ck i ck a | ns |
| 439 | Data in setup time before RXC (SCK in Synchronous mode) falling edge | | | 5.0 10.0 | _ _ | 5.0 10.0 | _ _ | 5.0 10.0 | _ | 5.0 10.0 | _ | x ck i ck | ns |
| 440 | Data in hold time after RXC falling edge | | | 3.8 5.0 | _ | 3.8 5.0 | _ | 3.8 5.0 | _ | 3.8 5.0 | _ | x ck i ck | ns |
| 441 | FSR input (bl, wr) high before RXC falling edge ² | | | 5.0 10.0 | _ | 5.0 10.0 | _ | 5.0 10.0 | _ | 5.0 10.0 | _ | x ck i ck a | ns |
| 442 | FSR input (wl) high before RXC falling edge | | | 5.0 10.0 | _ | 5.0 10.0 | _ | 5.0 10.0 | _ | 5.0 10.0 | _ | x ck i ck a | ns |
| 443 | FSR input hold time after RXC falling edge | | | 3.8 5.0 | _ | 3.8 5.0 | _ | 3.8 5.0 | _ | 3.8 5.0 | _ | x ck i ck a | ns |
| 444 | Flags input setup before RXC falling edge | | | 5.0 10.0 | _ _ | 5.0 10.0 | _ _ | 5.0 10.0 | _ | 5.0 10.0 | _ | x ck i ck s | ns |
| 445 | Flags input hold time after RXC falling edge | | | 3.8 5.0 | _ _ | 3.8 5.0 | _ _ | 3.8 5.0 | _ | 3.8 5.0 | _ | x ck i ck s | ns |
| 446 | TXC rising edge to FST out (bit-length) high | | | _ | 12.5 8.3 | _ | 12.5 8.3 | _ | 12.5 8.3 | _ | 12.5 8.3 | x ck i ck | ns |
| 447 | TXC rising edge to FST out (bit-length) low | | | _ | 12.5 8.3 | _ | 12.5 8.3 | _ | 12.5 8.3 | _ | 12.5 8.3 | x ck i ck | ns |
| 448 | TXC rising edge to FST out (word- length-relative) high ² | | | _ | 12.5 8.3 | _ | 12.5 8.3 | _ | 12.5 8.3 | _ | 12.5 8.3 | x ck i ck | ns |
| 449 | TXC rising edge to FST out (word- length-relative) low ² | | | _ | 12.5 8.3 | _ | 12.5 8.3 | _ | 12.5 8.3 | _ | 12.5 8.3 | x ck i ck | ns |
| 450 | TXC rising edge to FST out (word- length) high | | | _ | 12.5 8.3 | _ | 12.5 8.3 | _ | 12.5 8.3 | _ | 12.5 8.3 | x ck i ck | ns |

Table 2-12. ESSI Timings






Figure 3-2. DSP56321 MAP-BGA Package, Bottom View



on Considerations

Equation 4: $I = 50 \times 10^{-12} \times 3.3 \times 33 \times 10^{6} = 5.48 \ mA$

The maximum internal current (I_{CCI} max) value reflects the typical possible switching of the internal buses on bestcase operation conditions—not necessarily a real application case. The typical internal current (I_{CCItyp}) value reflects the average switching of the internal buses on typical operating conditions.

Perform the following steps for applications that require very low current consumption:

- **1.** Set the EBD bit when you are not accessing external memory.
- 2. Minimize external memory accesses, and use internal memory accesses.
- **3.** Minimize the number of pins that are switching.
- 4. Minimize the capacitive load on the pins.
- 5. Connect the unused inputs to pull-up or pull-down resistors.
- 6. Disable unused peripherals.
- 7. Disable unused pin activity (for example, CLKOUT, XTAL).

One way to evaluate power consumption is to use a current-per-MIPS measurement methodology to minimize specific board effects (that is, to compensate for measured board current not caused by the DSP). A benchmark power consumption test algorithm is listed in **Appendix A**. Use the test algorithm, specific test current measurements, and the following equation to derive the current-per-MIPS value.

Equation 5: / MIPS =
$$I$$
/ MHz = $(I_{typF2} - I_{typF1})$ / (F2 - F1)

Where:

| uency) |
|---------------------|
| ency lower than F2) |
| |

Note: F1 should be significantly less than F2. For example, F2 could be 66 MHz and F1 could be 33 MHz. The degree of difference between F1 and F2 determines the amount of precision with which the current rating can be determined for an application.

4.4 Input (EXTAL) Jitter Requirements

The allowed jitter on the frequency of EXTAL is 0.5 percent. If the rate of change of the frequency of EXTAL is slow (that is, it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (that is, it does not stay at an extreme value for a long time), then the allowed jitter can be 2 percent. The phase and frequency jitter performance results are valid only if the input jitter is less than the prescribed values.



Power Consumption Benchmark

The following benchmark program evaluates DSP56321 power use in a test situation. It enables the PLL, disables the external clock, and uses repeated multiply-accumulate (MAC) instructions with a set of synthetic DSP application data to emulate intensive sustained DSP operation.

```
*****
      ;**
;*
;*
                                                          *
                 CHECKS Typical Power Consumption
;*
                                                         *
************
     page
           200,55,0,0,0
     nolist
I_VEC EQU $000000; Interrupt vectors for program debug only
START EQU $8000; MAIN (external) program starting address
INT_PROG EQU $100 ; INTERNAL program memory starting address
INT_XDAT EQU $0; INTERNAL X-data memory starting address
INT_YDAT EQU $0; INTERNAL Y-data memory starting address
     INCLUDE "ioequ.asm"
     INCLUDE "intequ.asm"
     list
     org
           P:START
;
     movep #$0243FF,x:M_BCR ; ; BCR: Area 3 = 2 w.s (SRAM)
; Default: 2w.s (SRAM)
;
     movep #$00000F,x:M_PCTL ; XTAL disable
                           ; PLL enable
 Load the program
;
;
     move #INT_PROG,r0
     move #PROG_START,r1
          #(PROG_END-PROG_START), PLOAD_LOOP
     do
     move p:(r1)+,x0
     move
          x0,p:(r0)+
     nop
PLOAD_LOOP
;
; Load the X-data
;
          #INT_XDAT,r0
     move
     move #XDAT_START,r1
          #(XDAT_END-XDAT_START),XLOAD_LOOP
     do
          p:(r1)+,x0
     move
          x0,x:(r0)+
     move
XLOAD_LOOP
```



| dc dc dc dc dc dc dc dc dc dc dc dc dc d | \$B3829 \$8BF7AE \$63A94F \$EF78DC \$242DE5 \$A3E0BA \$EBAB6B \$8726C8 \$CA361 \$2F6E86 \$A57347 \$4BE774 \$8F349D \$A1ED12 \$4BFCE3 \$EA26E0 \$CD7D99 \$4BA85E \$27A43F \$A8B10C \$D3A55 \$25EC6A \$2A255B \$A5F1F8 \$2426D1 \$AE6536 \$CBBC37 \$6235A4 \$37F0D \$63BEC2 \$A5E4D3 \$8CE810 \$3FF09 \$60E50E \$CFFB2F \$40753C \$8262C5 \$CA641A \$EB3B4B \$2DA928 \$AB6641 \$28A7E6 \$4E2127 \$482FD4 \$7257D \$E53C72 \$1A8C3 \$E27540 |
|---|---|
| YDAT_START ; org | y:0 |
| dc dc dc dc | \$5B6DA \$C3F70B \$6A39E8 \$81E801 |

| dc | \$6A39E8 |
|----|----------|
| dc | \$81E801 |
| dc | \$C666A6 |
| dc | \$46F8E7 |
| dc | \$AAEC94 |
| dc | \$24233D |
| dc | \$802732 |
| dc | \$2E3C83 |
| dc | \$A43E00 |
| | |



```
;
           Register Addresses Of DMA0
M_DDR0 EQU $FFFFEF ; DMA0 Source Address Register

M_DDR0 EQU $FFFFEE ; DMA0 Destination Address Register

M_DC00 EQU $FFFFED ; DMA0 Counter

M_DCR0 EQU $FFFFEC ; DMA0 Control Porist
           Register Addresses Of DMA1
 ;
 M DSR1 EOU $FFFFEB
                                             ; DMA1 Source Address Register
 M_DSR1 EQU $FFFFEB
M_DDR1 EQU $FFFFEA
M_DCO1 EQU $FFFFE9
M_DCR1 EQU $FFFFE8
                                              ; DMA1 Destination Address Register
                                              ; DMA1 Counter
                                              ; DMA1 Control Register
      Register Addresses Of DMA2
 ;
M_DDR2EQU$FFFFE7; DMA2Source Address RegisterM_DDR2EQU$FFFFE6; DMA2Destination Address RegisterM_DC02EQU$FFFFE5; DMA2CounterM_DCR2EQU$FFFFE4; DMA2Control Perioder
 :
           Register Addresses Of DMA4
 M_DSR3 EQU $FFFFE3
M_DDR3 EQU $FFFFE2
M_DCO3 EQU $FFFFE1
M_DCR3 EQU $FFFFE0
                                             ; DMA3 Source Address Register
                                             ; DMA3 Destination Address Register
                                             ; DMA3 Counter
                                             ; DMA3 Control Register
         Register Addresses Of DMA4
 ;
 M_DSR4 EQU $FFFFDF
                                             ; DMA4 Source Address Register
M_DDR4 EQU $FFFFDE
M_DCO4 EQU $FFFFDD
M_DCR4 EQU $FFFFDD
                                             ; DMA4 Destination Address Register
                                             ; DMA4 Counter
                                             ; DMA4 Control Register
 ;
         Register Addresses Of DMA5
M_DSR5 EQU $FFFFDB; DMA5 Source Address RegisterM_DDR5 EQU $FFFFDA; DMA5 Destination Address RegisterM_DC05 EQU $FFFFD9; DMA5 CounterM_DCR5 EQU $FFFFD8· DMA5 Counter
        DMA Control Register
 ;
M_DSS EQU $3
M_DSS0 EQU 0
M_DSS1 EQU 1
M_DDS EQU $C
M_DDS0 EQU 2
M_DDS1 EQU 3
M_DAM EQU $3f0
M_DAM0 EQU 4
M_DAM1 EQU 5
M_DAM2 EQU 6
M_DAM3 EQU 7
M_DAM4 EQU 8
M_DAM5 EQU 9
M_D3D EQU 10
M_DRS EQU $F800
M_DCON EQU 16
M_DPR EQU $60000
 M_DSS EQU $3
                                             ; DMA Source Space Mask (DSS0-Dss1)
                                             ; DMA Source Memory space 0
                                             ; DMA Source Memory space 1
                                             ; DMA Destination Space Mask (DDS-DDS1)
                                             ; DMA Destination Memory Space 0
                                             ; DMA Destination Memory Space 1
                                             ; DMA Address Mode Mask (DAM5-DAM0)
                                             ; DMA Address Mode 0
                                             ; DMA Address Mode 1
                                             ; DMA Address Mode 2
                                             ; DMA Address Mode 3
                                             ; DMA Address Mode 4
                                             ; DMA Address Mode 5
                                             ; DMA Three Dimensional Mode
                                           ; DMA Request Source Mask (DRS0-DRS4)
; DMA Continuous Mode
                                              ; DMA Channel Priority
```



Pr Consumption Benchmark

```
M DPR0 EOU 17
                                     ; DMA Channel Priority Level (low)
                                     ; DMA Channel Priority Level (high)
M_DPR1 EQU 18
M_DTM EQU $380000
                                   ; DMA Transfer Mode Mask (DTM2-DTM0)
                                    ; DMA Transfer Mode 0
M_DTM0 EQU 19
                                    ; DMA Transfer Mode 1
M_DTM1 EQU 20
M_DTM2 EQU 21
                                     ; DMA Transfer Mode 2
M DIE EOU 22
                                     ; DMA Interrupt Enable bit
M_DE EQU 23
                                     ; DMA Channel Enable bit
         DMA Status Register
;
M DTD EOU $3F
                                    ; Channel Transfer Done Status MASK (DTD0-DTD5)
                                    ; DMA Channel Transfer Done Status 0
M DTDO EOU O
                                    ; DMA Channel Transfer Done Status 1
M DTD1 EOU 1
M_DTD2 EQU 2
                                   ; DMA Channel Transfer Done Status 2
M_DTD3 EQU 3
                                   ; DMA Channel Transfer Done Status 3
                                   ; DMA Channel Transfer Done Status 4
M_DTD4 EQU 4
                                   ; DMA Channel Transfer Done Status 5
; DMA Active State
M_DTD5 EQU 5
M_DACT EQU 8
M_DCH EQU $E00
                                   ; DMA Active Channel Mask (DCH0-DCH2)
M_DCH0 EQU 9
                                   ; DMA Active Channel 0
                                    ; DMA Active Channel 1
M_DCH1 EQU 10
M_DCH2 EQU 11
                                     ; DMA Active Channel 2
;-----
;
         EQUATES for Enhanced Filter Co-Processor (EFCOP)
;
;
;------
M_FDIREQU$FFFFB0; EFCOP Data Input RegisterM_FDOREQU$FFFFB1; EFCOP Data Output RegisterM_FKIREQU$FFFFB2; EFCOP K-Constant RegisterM_FCNTEQU$FFFFB3; EFCOP Filter CounterM_FCSREQU$FFFFB4; EFCOP Control Status RegisterM_FACREQU$FFFFB5; EFCOP ALU Control RegisterM_FDBAEQU$FFFFB6; EFCOP Data Base AddressM_FCBAEQU$FFFFB7; EFCOP Coefficient Base AddressM_FDCHEQU$FFFFB8; EFCOP Decimation/Channel Register
;------
;
        EQUATES for Phase Locked Loop (PLL)
;
;------
        Register Addresses Of PLL
;
                 $FFFFD0
M_DMFR EQU
M_DPSC EQU
                  $FFFFD0
M_PCTL EQU
                   $FFFFD1
                                 ; PLL Control Register
       PLL Control Register
;
                 $F

        M_MFI
        EQU
        $F

        M_MFN
        EQU
        $7F0

        M_MFD
        EQU
        $3F800

        M_PDF
        EQU
        $3C0000

M_MFI
         EQU
                                   ; Multiplication Factor Intager Bits Mask (MFI0-MFI3)
                                  ; Multiplication Factor Bits Mask (MFN0-MFN6)
; Multiplication Factor Bits Mask (MFD0-MFD6)
                                   ; PreDivider Factor Bits Mask (PD0-PD3)
M_CPLM EQU 22
                                     ;
                23
M_MFO EQU
                                    ;
        EQU $70
M_CDF
                                     ; Division Factor Bits Mask (DF0-DF2)
```





Ordering Information

Consult a Freescale Semiconductor sales office or authorized distributor to determine product availability and place an order.

| Part | Supply Voltage | Package Type | Pin Count | Core Frequency (MHz) | Solder Spheres | Order Number |
|----------------------------------|---|--------------|--------------|----------------------------|----------------|---------------|
| DSP56321 1.6 V core 3.3 V I/O | Molded Array Process-Ball Grid Array (MAP-BGA) | 196 | 200 | Lead-free | DSP56321VL200 | |
| | | | | Lead-bearing | DSP56321VF200 | |
| | | | | 220 | Lead-free | DSP56321VL220 |
| | | | | | Lead-bearing | DSP56321VF220 |
| | | | 240 | Lead-free | DSP56321VL240 | |
| | | | | | Lead-bearing | DSP56321VF240 |
| | | | | 275 | Lead-free | DSP56321VL275 |
| | | | | | Lead-bearing | DSP56321VF275 |

How to Reach Us:

Home Page: www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations not listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GMBH Technical Information Center Schatzbogen 7 81829 München, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T. Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Order No.: DSP56321 Rev. 11 2/2005 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2001, 2005.

