

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	16MHz
Connectivity	EBI/EMI, UART/USART
Peripherals	POR
Number of I/O	32
Program Memory Size	8KB (8K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p87c52sfaa-512

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Philips Semiconductors Product specification

### 80C51 8-bit microcontroller family 4 K/8 K OTP/ROM low voltage (2.7 V-5.5 V), low power, high speed (33 MHz), 128/256 B RAM

### 80C51/87C51/80C52/87C52

#### DESCRIPTION

The Philips 80C51/87C51/80C52/87C52 is a high-performance static 80C51 design fabricated with Philips high-density CMOS technology with operation from 2.7 V to 5.5 V.

The 8xC51 and 8xC52 contain a 128  $\times$  8 RAM and 256  $\times$  8 RAM respectively, 32 I/O lines, three 16-bit counter/timers, a six-source, four-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and on-chip oscillator and clock circuits.

In addition, the device is a low power static design which offers a wide range of operating frequencies down to zero. Two software selectable modes of power reduction—idle mode and power-down mode are available. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative. Since the design is static, the clock can be stopped without loss of user data and then the execution resumed from the point the clock was stopped.

#### **SELECTION TABLE**

For applications requiring more ROM and RAM, see the 8XC54/58 and 8XC51RA+/RB+/RC+/80C51RA+ data sheet.

Note: 80C31/80C32 is specified in separate data sheet.

ROM/EPROM Memory Size (X by 8)	RAM Size (X by 8)	Programmable Timer Counter (PCA)	Hardware Watch Dog Timer								
80C31*/80C51/87C51											
0K/4K	128	No	No								
80C32*/80C52/87C52											
0K/8K/16K/32K	256	No	No								
80C51RA+/8XC5	1RA+/RB+/RC	<b>.</b>									
0K/8K/16K/32K	512	Yes	Yes								
8XC51RD+	8XC51RD+										
64K	1024	Yes	Yes								

#### **FEATURES**

- 8051 Central Processing Unit
  - 4k × 8 ROM (80C51)
  - 8k × 8 ROM (80C52)
  - 128 × 8 RAM (80C51)
  - 256 × 8 RAM (80C52)
  - Three 16-bit counter/timers
  - Boolean processor
- Full static operation
- Low voltage (2.7 V to 5.5 V@ 16 MHz) operation
- Memory addressing capability
  - 64k ROM and 64k RAM
- Power control modes:
- Clock can be stopped and resumed
- Idle mode
- Power-down mode
- CMOS and TTL compatible
- TWO speed ranges at V<sub>CC</sub> = 5 V
  - 0 to 16 MHz
  - 0 to 33 MHz
- Three package styles
- Extended temperature ranges
- Dual Data Pointers
- Security bits:
  - ROM (2 bits)
  - OTP/EPROM (3 bits)
- Encryption array 64 bytes
- 4 level priority interrupt
- 6 interrupt sources
- Four 8-bit I/O ports
- Full-duplex enhanced UART
  - Framing error detection
  - Automatic address recognition
- Programmable clock out
- Asynchronous port reset
- Low EMI (inhibit ALE and slew rate controlled outputs)
- Wake-up from Power Down by an external interrupt


# 80C51/87C51/80C52/87C52

### 80C52/87C52 ORDERING INFORMATION

	MEMORY SIZE 8K × 8	TEMPERATURE RANGE °C AND PACKAGE	VOLTAGE RANGE	FREQ. (MHz)	DWG.#	
ROM	P80C52SBPN	0 to +70, Plastic Dual In-line Package	2.7 V to 5.5 V	0 to 16	SOT129-1	
ОТР	P87C52SBPN	0 to +70, Plastic Dual In-line Package	2.7 V to 5.5 V	0 10 16	301129-1	
ROM	P80C52SBAA	O to 170 Pleatic Leaded Ohio Comics	0.7.1/4- 5.5.1/	0 to 16	SOT187-2	
ОТР	P87C52SBAA	0 to +70, Plastic Leaded Chip Carrier	2.7 V to 5.5 V	0 to 16	501187-2	
ROM	P80C52SBBB	0 to 170 Plantic Quad Flat Park	0.7.1/4- 5.5.1/	0 to 40	COT207.0	
OTP	P87C52SBBB	0 to +70, Plastic Quad Flat Pack	2.7 V to 5.5 V	0 to 16	SOT307-2	
ROM	P80C52SFPN	40 to 105 Plantia Dual la lina Pagliana	0.7.1/4- 5.5.1/	0 to 16	SOT129-1	
OTP	P87C52SFPN	–40 to +85, Plastic Dual In-line Package	2.7 V to 5.5 V	0 to 16	301129-1	
ROM	P80C52SFA A	40 to 105 Pleatic Londod Chin Coming	0.7.1/4- 5.5.1/	0 to 16	SOT187-2	
OTP	P87C52SFA A	–40 to +85, Plastic Leaded Chip Carrier	2.7 V to 5.5 V	0 to 16	301107-2	
ROM	P80C52SFBB	–40 to +85, Plastic Quad Flat Pack	2.7 V to 5.5 V	0 to 16	SOT307-2	
OTP	P87C52SFBB	-40 to +65, Flastic Quad Flat Fack	2.7 V to 5.5 V	0 10 16	301307-2	
ROM	P80C52UBAA	0 to +70. Plastic Leaded Chip Carrier	5 V	0 to 33	SOT187-2	
OTP	P87C52UBAA	0 to +70, Plastic Leaded Chip Carner	5 V	0 10 33	301107-2	
ROM	P80C52UBPN	O to 170 Plantia Dual la lina Pagicara	E.V.	0 to 22	COT420.4	
ОТР	P87C52UBPN	0 to +70, Plastic Dual In-line Package	5 V	0 to 33	SOT129-1	
ROM	P80C52UFA A	-40 to +85, Plastic Leaded Chip Carrier	5 V	0 to 33	SOT187-2	
ОТР	P87C52UFA A	-40 to 400, Plastic Leaded Chip Carrier	o v	0 10 33	301101-2	

2000 Aug 07

### **BLOCK DIAGRAM**




Philips Semiconductors Product specification


80C51 8-bit microcontroller family 4 K/8 K OTP/ROM low voltage (2.7 V–5.5 V), low power, high speed (33 MHz), 128/256 B RAM

### 80C51/87C51/80C52/87C52


#### LOGIC SYMBOL




### **PIN CONFIGURATIONS**



#### PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



# PLASTIC QUAD FLAT PACK PIN FUNCTIONS



2000 Aug 07

6

# 80C51/87C51/80C52/87C52

### **PIN DESCRIPTIONS**

	PII	N NUMB	ER		
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION
V <sub>SS</sub>	20	22	16	111	Ground: 0 V reference.
V <sub>CC</sub>	40	44	38	li	<b>Power Supply:</b> This is the power supply voltage for normal, idle, and power-down operation.
P0.0–0.7	39–32	43–36	37–30	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port with Schmitt trigger inputs. Port 0 pins
					that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification and received code bytes during EPROM programming. External pull-ups are required during program verification.
P1.0-P1.7	1–8	2–9	40–44, 1–3	I/O	<b>Port 1:</b> Port 1 is an 8-bit bidirectional I/O port with internal pull-ups and Schmitt trigger inputs. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 1 also receives the low-order address byte during program memory verification. Alternate functions for Port 1 include:
	1	2	40	I/O	T2 (P1.0): Timer/Counter 2 external count input/clockout (see Programmable Clock-Out)
1	2	3	41	I	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction control
P2.0-P2.7	21–28	24–31	18–25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups and Schmitt trigger inputs. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. Some Port 2 pins receive the high order address bits during EPROM programming and verification.
P3.0-P3.7	10–17	11, 13–19	5, 7–13	I/O	<b>Port 3:</b> Port 3 is an 8-bit bidirectional I/O port with internal pull-ups and Schmitt trigger inputs. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 3 also serves the special features of the 80C51 family, as listed below:
	10	11	5	- 1	RxD (P3.0): Serial input port
	11	13	7	0	TxD (P3.1): Serial output port
1	12	14	8	- 1	INTO (P3.2): External interrupt
1	13	15	9	I	INT1 (P3.3): External interrupt
	14	16	10	I	T0 (P3.4): Timer 0 external input
	15	17	11	I	T1 (P3.5): Timer 1 external input
	16	18	12	0	WR (P3.6): External data memory write strobe
	17	19	13	0	RD (P3.7): External data memory read strobe
RST	9	10	4	I	<b>Reset:</b> A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V <sub>SS</sub> permits a power-on reset using only an external capacitor to V <sub>CC</sub> .
ALE/PROG	30	33	27	0	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming. ALE can be disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during a MOVX instruction.
PSEN	29	32	26	0	Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA/V <sub>PP</sub>	31	35	29	I	External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to 0FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than the on-chip ROM/OTP. This pin also receives the 12.75 V programming supply voltage (V <sub>PP</sub> ) during EPROM programming. If security bit 1 is programmed, EA will be internally latched on Reset.
XTAL1	19	21	15	I	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than  $V_{CC}$  + 0.5 V or  $V_{SS}$  – 0.5 V, respectively.

### 80C51/87C51/80C52/87C52

#### OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

#### Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles.

#### **Stop Clock Mode**

The static design enables the clock speed to be reduced down to 0 MHz (stopped). When the oscillator is stopped, the RAM and Special Function Registers retain their values. This mode allows step-by-step utilization and permits reduced system power consumption by lowering the clock frequency down to any value. For lowest power consumption the Power Down mode is suggested.

#### Idle Mode

In idle mode (see Table 2), the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

#### **Power-Down Mode**

To save even more power, a Power Down mode (see Table 2) can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values down to 2.0 V and care must be taken to return  $V_{CC}$  to the minimum specified operating voltages before the Power Down Mode is terminated.

For the 87C51 and 80C51 either a hardware reset or external interrupt can be used to exit from Power Down. Reset redefines all

the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values. WUPD (AUXR1.3–Wakeup from Power Down) enables or disables the wakeup from power down with external interrupt. Where:

WUPD = 0 Disable WUPD = 1 Fnable

To properly terminate Power Down the reset or external interrupt should not be executed before  $V_{CC}$  is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10 ms).

With an external interrupt, INT0 or INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

### **LPEP**

The eprom array contains some analog circuits that are not required when  $V_{CC}$  is less than 4 V, but are required for a  $V_{CC}$  greater than 4 V. The LPEP bit (AUXR.4), when set, will powerdown these analog circuits resulting in a reduced supply current. This bit should be set ONLY for applications that operate at a  $V_{CC}$  less than 4 V.

### **Design Consideration**

• When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

### **ONCE™ Mode**

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems without the device having to be removed from the circuit. The ONCE Mode is invoked by:

- 1. Pull ALE low while the device is in reset and  $\overline{\text{PSEN}}$  is high;
- 2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the device is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

Table 2. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data




Figure 3. Timer 2 Mode (T2MOD) Control Register




Figure 4. Timer 2 in Auto-Reload Mode (DCEN = 0)

# 80C51/87C51/80C52/87C52




Figure 5. Timer 2 Auto Reload Mode (DCEN = 1)




Figure 6. Timer 2 in Baud Rate Generator Mode




Figure 8. UART Framing Error Detection




Figure 9. UART Multiprocessor Communication, Automatic Address Recognition




Figure 11. IP Registers




Figure 12. IPH Registers

### 80C51/87C51/80C52/87C52

#### DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$ °C to +70°C or -40°C to +85°C, 33 MHz devices; 5 V ±10%;  $V_{SS} = 0$  V

0)/440.01	DADAMETED	TEST		l <u>-</u>		
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP <sup>1</sup>	MAX	UNIT
V <sub>IL</sub>	Input low voltage <sup>11</sup>	4.5 V < V <sub>CC</sub> < 5.5 V	-0.5		0.2 V <sub>CC</sub> -0.1	V
V <sub>IH</sub>	Input high voltage (ports 0, 1, 2, 3, EA)		0.2 V <sub>CC</sub> +0.9		V <sub>CC</sub> +0.5	V
V <sub>IH1</sub>	Input high voltage, XTAL1, RST <sup>11</sup>		0.7 V <sub>CC</sub>		V <sub>CC</sub> +0.5	V
V <sub>OL</sub>	Output low voltage, ports 1, 2, 3 8	$V_{CC} = 4.5 \text{ V}$ $I_{OL} = 1.6 \text{mA}^2$			0.4	V
V <sub>OL1</sub>	Output low voltage, port 0, ALE, PSEN 7, 8	$V_{CC} = 4.5 \text{ V}$ $I_{OL} = 3.2 \text{mA}^2$			0.4	V
V <sub>OH</sub>	Output high voltage, ports 1, 2, 3 <sup>3</sup>	V <sub>CC</sub> = 4.5 V I <sub>OH</sub> = -30μA	V <sub>CC</sub> - 0.7			٧
V <sub>OH1</sub>	Output high voltage (port 0 in external bus mode), ALE <sup>9</sup> , PSEN <sup>3</sup>	$V_{CC} = 4.5 \text{ V}$ $I_{OH} = -3.2 \text{mA}$	V <sub>CC</sub> - 0.7			V
I <sub>IL</sub>	Logical 0 input current, ports 1, 2, 3	V <sub>IN</sub> = 0.4 V	-1		-50	μΑ
I <sub>TL</sub>	Logical 1-to-0 transition current, ports 1, 2, 3 <sup>6</sup>	V <sub>IN</sub> = 2.0 V See note 4			-650	μА
ILI	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$			±10	μΑ
I <sub>CC</sub>	Power supply current (see Figure 21): Active mode (see Note 5) Idle mode (see Note 5)	See note 5				
	Power-down mode or clock stopped (see Figure 25 for conditions)	$T_{amb} = 0$ °C to $70$ °C $T_{amb} = -40$ °C to $+85$ °C		3	50 75	μA μA
R <sub>RST</sub>	Internal reset pull-down resistor		40		225	kΩ
C <sub>IO</sub>	Pin capacitance <sup>10</sup> (except <del>EA</del> )				15	pF

#### NOTES:

- 1. Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.
- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the VOLs of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.
- 3. Capacitive loading on ports 0 and 2 may cause the  $V_{OH}$  on ALE and PSEN to momentarily fall below the  $V_{CC}$ -0.7 specification when the address bits are stabilizing.
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when  $V_{\mbox{\scriptsize IN}}$  is approximately 2 V.
- 5. See Figures 22 through 25 for I<sub>CC</sub> test conditions.

 $I_{CC(MAX)} = 0.9 \times FREQ. + 1.1 \text{ mA}$ 

- Idle mode:  $I_{CC(MAX)} = 0.38 \times FREQ. +1.0 \text{ mA}$ ; See Figure 21. 6. This value applies to  $T_{amb} = 0^{\circ}C$  to  $+70^{\circ}C$ . For  $T_{amb} = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $I_{TL} = -750 \mu A$ .
- Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.
- 8. Under steady state (non-transient) conditions,  $I_{OL}$  must be externally limited as follows: Maximum IOL per port pin: 15 mA (\*NOTE: This is 85°C specification.)

Maximum I<sub>OL</sub> per 8-bit port: 26 mA

Maximum total I<sub>OL</sub> for all outputs: 71 mA

If I<sub>OL</sub> exceeds the test condition, V<sub>OL</sub> may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- 9. ALE is tested to  $V_{OH1}$ , except when ALE is off then  $V_{OH}$  is the voltage specification.
- 10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF
- 11. To improve noise rejection a nominal 100 ns glitch rejection circuitry has been added to the RST pin, and a nominal 15 ns glitch rejection circuitry has been added to the INTO and INTO pins. Previous devices provided only an inherent 5 ns of glitch rejection.

2000 Aug 07 23

## 80C51/87C51/80C52/87C52

#### AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$  to +70°C or -40°C to +85°C,  $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}^{1, 2, 3}$ 

				E CLOCK <sup>4</sup>			
			16 MHz	to f <sub>max</sub>	<b>33</b> ΜΗζ	CLOCK	4
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
t <sub>LHLL</sub>	14	ALE pulse width	2t <sub>CLCL</sub> -40		21		ns
t <sub>AVLL</sub>	14	Address valid to ALE low	t <sub>CLCL</sub> -25		5		ns
$t_{LLAX}$	14	Address hold after ALE low	t <sub>CLCL</sub> -25				ns
t <sub>LLIV</sub>	14	ALE low to valid instruction in	low to valid instruction in 4t <sub>CLCL</sub> -65			55	ns
t <sub>LLPL</sub>	14	ALE low to PSEN low	t <sub>CLCL</sub> -25		5		ns
t <sub>PLPH</sub>	14	PSEN pulse width	3t <sub>CLCL</sub> -45		45		ns
t <sub>PLIV</sub>	14	PSEN low to valid instruction in		3t <sub>CLCL</sub> -60		30	ns
t <sub>PXIX</sub>	14	Input instruction hold after PSEN	0		0		ns
t <sub>PXIZ</sub>	14	Input instruction float after PSEN		t <sub>CLCL</sub> -25		5	ns
t <sub>AVIV</sub>	14	Address to valid instruction in		5t <sub>CLCL</sub> -80		70	ns
t <sub>PLAZ</sub>	14	PSEN low to address float		10		10	ns
Data Memo	ry	•	_				
t <sub>RLRH</sub>	15, 16	RD pulse width	6t <sub>CLCL</sub> -100		82		ns
t <sub>WLWH</sub>	15, 16	WR pulse width	6t <sub>CLCL</sub> -100		82		ns
t <sub>RLDV</sub>	15, 16	RD low to valid data in		5t <sub>CLCL</sub> -90		60	ns
t <sub>RHDX</sub>	15, 16	Data hold after RD	0		0		ns
t <sub>RHDZ</sub>	15, 16	Data float after RD		2t <sub>CLCL</sub> -28		32	ns
t <sub>LLDV</sub>	15, 16	ALE low to valid data in		8t <sub>CLCL</sub> -150		90	ns
t <sub>AVDV</sub>	15, 16	Address to valid data in		9t <sub>CLCL</sub> -165		105	ns
t <sub>LLWL</sub>	15, 16	ALE low to RD or WR low	3t <sub>CLCL</sub> -50	3t <sub>CLCL</sub> +50	40	140	ns
t <sub>AVWL</sub>	15, 16	Address valid to WR low or RD low	4t <sub>CLCL</sub> -75		45		ns
t <sub>QVWX</sub>	15, 16	Data valid to WR transition	t <sub>CLCL</sub> -30		0		ns
t <sub>WHQX</sub>	15, 16	Data hold after WR	t <sub>CLCL</sub> -25		5		ns
t <sub>QVWH</sub>	16	Data valid to WR high	7t <sub>CLCL</sub> -130		80		ns
t <sub>RLAZ</sub>	15, 16	RD low to address float		0		0	ns
t <sub>WHLH</sub>	15, 16	RD or WR high to ALE high	t <sub>CLCL</sub> -25	t <sub>CLCL</sub> +25	5	55	ns
External Cl	ock						
t <sub>CHCX</sub>	18	High time	0.38t <sub>CLCL</sub>	t <sub>CLCL</sub> -t <sub>CLCX</sub>			ns
t <sub>CLCX</sub>	18	Low time	0.38t <sub>CLCL</sub>	t <sub>CLCL</sub> -t <sub>CHCX</sub>			ns
t <sub>CLCH</sub>	18	Rise time		5			ns
t <sub>CHCL</sub>	18	Fall time		5			ns
Shift Regis		•					
t <sub>XLXL</sub>	17	Serial port clock cycle time	12t <sub>CLCL</sub>		360		ns
t <sub>QVXH</sub>	17	Output data setup to clock rising edge	10t <sub>CLCL</sub> -133		167		ns
t <sub>XHQX</sub>	17	Output data hold after clock rising edge	2t <sub>CLCL</sub> -80				ns
t <sub>XHDX</sub>	17	Input data hold after clock rising edge	0		0		ns
t <sub>XHDV</sub>	17	Clock rising edge to input data valid	1	10t <sub>CLCL</sub> -133		167	ns

#### NOTES:

- 1. Parameters are valid over operating temperature range unless otherwise specified.
- 2. Load capacitance for port 0, ALE, and  $\overline{PSEN} = 100 \, pF$ , load capacitance for all other outputs = 80 pF.
- 3. Interfacing the 87C51, 80C51, 87C52 or 80C52 to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.
- 4. Variable clock is specified for oscillator frequencies greater than 16 MHz to 33 MHz. For frequencies equal or less than 16 MHz, see 16 MHz "AC Electrical Characteristics", page 24.
- 5. Parts are guaranteed to operate down to 0 Hz. When an external clock source is used, the RST pin should be held high for a minimum of 20 μs for power-on or wakeup from power down.

#### **EXPLANATION OF THE AC SYMBOLS**

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address

C - Clock

D - Input data

H - Logic level high

I – Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN

Q - Output data

 $R - \overline{RD}$  signal

t - Time

V - Valid

W- WR signal

X - No longer a valid logic level

Z - Float

**Examples:**  $t_{AVLL}$  = Time for address valid to ALE low.

 $t_{LLPL}$  =Time for ALE low to  $\overline{PSEN}$  low.




Figure 14. External Program Memory Read Cycle




Figure 15. External Data Memory Read Cycle




Figure 16. External Data Memory Write Cycle




Figure 17. Shift Register Mode Timing




Figure 18. External Clock Drive

### 80C51/87C51/80C52/87C52

#### **EPROM CHARACTERISTICS**

These devices can be programmed by using a modified Improved Quick-Pulse Programming<sup>™</sup> algorithm. It differs from older methods in the value used for  $V_{PP}$  (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The family contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as being manufactured by Philips.

Table 8 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 26 and 27. Figure 28 shows the circuit configuration for normal program memory verification.

### **Quick-Pulse Programming**

The setup for microcontroller quick-pulse programming is shown in Figure 26. Note that the device is running with a 4 to 6 MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 26. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 8 are held at the 'Program Code Data' levels indicated in Table 8. The ALE/PROG is pulsed low 5 times as shown in Figure 27.

To program the encryption table, repeat the 5 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 5 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bits can still be programmed.

Note that the  $\overline{\text{EA}/\text{V}_{PP}}$  pin must not be allowed to go above the maximum specified  $\text{V}_{PP}$  level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the

device. The  $\ensuremath{\text{V}_{\text{PP}}}$  source should be well regulated and free of glitches and overshoot.

#### **Program Verification**

If security bits 2 and 3 have not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 28. The other pins are held at the 'Verify Code Data' levels indicated in Table 8. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the 64 byte encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

#### Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(031H) = 92H indicates 87C51

### **Program/Verify Algorithms**

Any algorithm in agreement with the conditions listed in Table 8, and which satisfies the timing specifications, is suitable.

### **Security Bits**

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 9) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory, EA is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled. When all three security bits are programmed, all of the conditions above apply and all external program memory execution is disabled.

#### **Encryption Array**

64 bytes of encryption array are initially unprogrammed (all 1s).

**Table 8. EPROM Programming Modes** 

iable of El Kolli Frogran	ng mode	•						
MODE	RST	PSEN	ALE/PROG	EA/V <sub>PP</sub>	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V <sub>PP</sub>	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0*	V <sub>PP</sub>	1	0	1	0
Pgm security bit 1	1	0	0*	$V_{PP}$	1	1	1	1
Pgm security bit 2	1	0	0*	$V_{PP}$	1	1	0	0
Pgm security bit 3	1	0	0*	V <sub>PP</sub>	0	1	0	1

### NOTES:

- 1. '0' = Valid low for that pin, '1' = valid high for that pin.
- 2.  $V_{PP} = 12.75 \text{ V} \pm 0.25 \text{ V}.$
- 3.  $V_{CC} = 5 \text{ V} \pm 10\%$  during programming and verification.
- \* ALE/PROG receives 5 programming pulses for code data (also for user array; 5 pulses for encryption or security bits) while V<sub>PP</sub> is held at 12.75 V. Each programming pulse is low for 100 μs (±10 μs) and high for a minimum of 10 μs.

<sup>™</sup>Trademark phrase of Intel Corporation.

Table 9. Program Security Bits for EPROM Devices

PRO	OGRAM L	оск вітя	31, 2	
	SB1	SB2	SB3	PROTECTION DESCRIPTION
1	U	U	U	No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	Р	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, $\overline{EA}$ is sampled and latched on Reset, and further programming of the EPROM is disabled.
3	Р	Р	U	Same as 2, also verify is disabled.
4	Р	Р	Р	Same as 3, external execution is disabled. Internal data RAM is not accessible.

#### NOTES:

- P programmed. U unprogrammed.
   Any other combination of the security bits is not defined.




Figure 26. Programming Configuration




Figure 27. PROG Waveform

2000 Aug 07 31




Figure 28. Program Verification


### **EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS**

 $T_{amb} = 21$ °C to +27°C,  $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V (See Figure 29)}$ 

SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>PP</sub>	Programming supply voltage	12.5	13.0	V
I <sub>PP</sub>	Programming supply current		50 <sup>1</sup>	mA
1/t <sub>CLCL</sub>	Oscillator frequency	4	6	MHz
t <sub>AVGL</sub>	Address setup to PROG low	48t <sub>CLCL</sub>		
t <sub>GHAX</sub>	Address hold after PROG	48t <sub>CLCL</sub>		
t <sub>DVGL</sub>	Data setup to PROG low	48t <sub>CLCL</sub>		
t <sub>GHDX</sub>	Data hold after PROG	48t <sub>CLCL</sub>		
t <sub>EHSH</sub>	P2.7 (ENABLE) high to V <sub>PP</sub>	48t <sub>CLCL</sub>		
t <sub>SHGL</sub>	V <sub>PP</sub> setup to PROG low	10		μs
t <sub>GHSL</sub>	V <sub>PP</sub> hold after PROG	10		μs
t <sub>GLGH</sub>	PROG width	90	110	μs
t <sub>AVQV</sub>	Address to data valid		48t <sub>CLCL</sub>	
t <sub>ELQZ</sub>	ENABLE low to data valid		48t <sub>CLCL</sub>	
t <sub>EHQZ</sub>	Data float after ENABLE	0	48t <sub>CLCL</sub>	
t <sub>GHGL</sub>	PROG high to PROG low	10		μs

### NOTE:

1. Not tested.



### NOTES:

- \* FOR PROGRAMMING CONFIGURATION SEE FIGURE 26 FOR VERIFICATION CONDITIONS SEE FIGURE 28.
- \*\* SEE TABLE 8.

Figure 29. EPROM Programming and Verification

### MASK ROM DEVICES

### **Security Bits**

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 10) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes

from the internal memory,  $\overline{\text{EA}}$  is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled.

### **Encryption Array**

64 bytes of encryption array are initially unprogrammed (all 1s).

**Table 10. Program Security Bits** 


PROGR	AM LOCK	BITS <sup>1, 2</sup>	
	SB1	SB2	PROTECTION DESCRIPTION
1	1 U U		No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	Р		MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, $\overline{EA}$ is sampled and latched on Reset, and further programming of the EPROM is disabled.

#### NOTES:

- 1. P programmed. U unprogrammed.
- 2. Any other combination of the security bits is not defined.

### DIP40: plastic dual in-line package; 40 leads (600 mil)

SOT129-1



# Scale

### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.7	0.51	4.0	1.70 1.14	0.53 0.38	0.36 0.23	52.50 51.50	14.1 13.7	2.54	15.24	3.60 3.05	15.80 15.24	17.42 15.90	0.254	2.25
inches	0.19	0.020	0.16	0.067 0.045	0.021 0.015	0.014 0.009	2.067 2.028	0.56 0.54	0.10	0.60	0.14 0.12	0.62 0.60	0.69 0.63	0.01	0.089

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT129-1	051G08	MO-015	SC-511-40			<del>95-01-14</del> 99-12-27

### 80C51/87C51/80C52/87C52

#### Data sheet status

Data sheet status	Product status	Definition [1]	
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.	
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later dat Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.	
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible productions.	

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 2000 All rights reserved. Printed in U.S.A.

Date of release: 08-00

Document order number: 9397 750 07404

Let's make things better.

Philips Semiconductors



