

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|--|
| Product Status | Obsolete |
| Core Processor | 8051 |
| Core Size | 8-Bit |
| Speed | 33MHz |
| Connectivity | EBI/EMI, UART/USART |
| Peripherals | POR |
| Number of I/O | 32 |
| Program Memory Size | 8KB (8K x 8) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 256 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 40-DIP (0.600", 15.24mm) |
| Supplier Device Package | 40-DIP |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/p87c52ubpn-112 |

Philips Semiconductors Product specification

80C51 8-bit microcontroller family 4 K/8 K OTP/ROM low voltage (2.7 V-5.5 V), low power, high speed (33 MHz), 128/256 B RAM

80C51/87C51/80C52/87C52

DESCRIPTION

The Philips 80C51/87C51/80C52/87C52 is a high-performance static 80C51 design fabricated with Philips high-density CMOS technology with operation from 2.7 V to 5.5 V.

The 8xC51 and 8xC52 contain a 128 \times 8 RAM and 256 \times 8 RAM respectively, 32 I/O lines, three 16-bit counter/timers, a six-source, four-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and on-chip oscillator and clock circuits.

In addition, the device is a low power static design which offers a wide range of operating frequencies down to zero. Two software selectable modes of power reduction—idle mode and power-down mode are available. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative. Since the design is static, the clock can be stopped without loss of user data and then the execution resumed from the point the clock was stopped.

SELECTION TABLE

For applications requiring more ROM and RAM, see the 8XC54/58 and 8XC51RA+/RB+/RC+/80C51RA+ data sheet.

Note: 80C31/80C32 is specified in separate data sheet.

| ROM/EPROM Memory Size (X by 8) | RAM Size (X by 8) | Programmable Timer Counter (PCA) | Hardware Watch Dog Timer | | | | | |
|--------------------------------------|-----------------------|--|--------------------------------|--|--|--|--|--|
| 80C31*/80C51/87C51 | | | | | | | | |
| 0K/4K | 128 | No | No | | | | | |
| 80C32*/80C52/87C52 | | | | | | | | |
| 0K/8K/16K/32K | K/8K/16K/32K 256 No I | | | | | | | |
| 80C51RA+/8XC5 | 1RA+/RB+/RC | . | | | | | | |
| 0K/8K/16K/32K | 512 | Yes | Yes | | | | | |
| 8XC51RD+ | | | | | | | | |
| 64K | 1024 | Yes | Yes | | | | | |

FEATURES

- 8051 Central Processing Unit
 - 4k × 8 ROM (80C51)
 - 8k × 8 ROM (80C52)
 - 128 × 8 RAM (80C51)
 - 256 × 8 RAM (80C52)
 - Three 16-bit counter/timers
 - Boolean processor
- Full static operation
- Low voltage (2.7 V to 5.5 V@ 16 MHz) operation
- Memory addressing capability
 - 64k ROM and 64k RAM
- Power control modes:
- Clock can be stopped and resumed
- Idle mode
- Power-down mode
- CMOS and TTL compatible
- TWO speed ranges at V_{CC} = 5 V
 - 0 to 16 MHz
 - 0 to 33 MHz
- Three package styles
- Extended temperature ranges
- Dual Data Pointers
- Security bits:
 - ROM (2 bits)
 - OTP/EPROM (3 bits)
- Encryption array 64 bytes
- 4 level priority interrupt
- 6 interrupt sources
- Four 8-bit I/O ports
- Full-duplex enhanced UART
 - Framing error detection
 - Automatic address recognition
- Programmable clock out
- Asynchronous port reset
- Low EMI (inhibit ALE and slew rate controlled outputs)
- Wake-up from Power Down by an external interrupt

80C51/87C51/80C52/87C52

80C51/87C51 ORDERING INFORMATION

| | MEMORY SIZE 4K×8 | TEMPERATURE RANGE °C AND PACKAGE | VOLTAGE RANGE | FREQ. (MHz) | DWG.# |
|-----|---------------------|--|------------------|----------------|----------|
| ROM | P80C51SBPN | 0 to 170 Pleatic Duel la line Package | 2.7 V to 5.5 V | 0.140 | SOT129-1 |
| OTP | P87C51SBPN | 0 to +70, Plastic Dual In-line Package | 2.7 V to 5.5 V | 0 to 16 | 501129-1 |
| ROM | P80C51SBAA | O to 170 Plantial and of Chia Courier | 0.7.1/40.5.5.1/ | 0 4= 40 | COT407.0 |
| ОТР | P87C51SBAA | 0 to +70, Plastic Leaded Chip Carrier | 2.7 V to 5.5 V | 0 to 16 | SOT187-2 |
| ROM | P80C51SBBB | O to 170 Pleatic Out Flat Paul | 0.7.1/40.5.5.1/ | 0 4= 40 | COT207.0 |
| OTP | P87C51SBBB | 0 to +70, Plastic Quad Flat Pack | 2.7 V to 5.5 V | 0 to 16 | SOT307-2 |
| ROM | P80C51SFPN | 40 to 195 Pleatic Duel In line Deckage | 0.7.14.5.5.1 | 0 to 16 | SOT129-1 |
| OTP | P87C51SFPN | –40 to +85, Plastic Dual In-line Package | 2.7 V to 5.5 V | 0 10 16 | 301129-1 |
| ROM | P80C51SFA A | 40 to 195 Plantia Landad Chia Carriar | 2.7 V to 5.5 V | 0 to 16 | SOT187-2 |
| OTP | P87C51SFA A | –40 to +85, Plastic Leaded Chip Carrier | 2.7 V to 5.5 V | 0 10 10 | 301187-2 |
| ROM | P80C51SFBB | –40 to +85, Plastic Quad Flat Pack | 2.7 V to 5.5 V | 0 to 16 | SOT307-2 |
| OTP | P87C51SFBB | -40 to 405, Flastic Quad Flat Fack | 2.7 V to 5.5 V | 0 10 16 | 301307-2 |
| ROM | P80C51UBAA | 0 to +70, Plastic Leaded Chip Carrier | 5 V | 0 to 33 | SOT187-2 |
| OTP | P87C51UBAA | 0 to +70, Plastic Leaded Chip Camer | 5 V | 0 10 33 | 301167-2 |
| ROM | P80C51UBPN | 0 to +70, Plastic Dual In-line Package | 5 V | 0 to 33 | SOT129-1 |
| OTP | P87C51UBPN | υ το +7υ, Plastic Dual In-line Package | 5 V | 0 10 33 | 301129-1 |
| ROM | P80C51UFA A | -40 to +85, Plastic Leaded Chip Carrier | 5 V | 0 to 33 | SOT187-2 |
| OTP | P87C51UFA A | -40 to 403, Flastic Leaded Chip Camer | J V | 0 10 33 | 301101-2 |

PART NUMBER DERIVATION


| DEVICE NUMBER | DEVICE NUMBER | OPERATING FREQUENCY, MAX (S) | TEMPERATURE RANGE (B) | PACKAGE (AA) |
|------------------|------------------|------------------------------|--------------------------------------|--------------|
| ROM | P80C51 | S = 16 MHz | B = 0° to +70°C | AA = PLCC |
| ROM | P80C52 | S = 16 MHz | B = 0° to +70°C | AA = PLCC |
| OTP | P87C51 | U = 33 MHz | $F = -40^{\circ}C$ to $+85^{\circ}C$ | BB = PQFP |
| OTP | P87C52 | U = 33 MHz | $F = -40^{\circ}C$ to $+85^{\circ}C$ | BB = PQFP |

Philips Semiconductors Product specification


80C51 8-bit microcontroller family 4 K/8 K OTP/ROM low voltage (2.7 V–5.5 V), low power, high speed (33 MHz), 128/256 B RAM

80C51/87C51/80C52/87C52


LOGIC SYMBOL




PIN CONFIGURATIONS



PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



PLASTIC QUAD FLAT PACK PIN FUNCTIONS



80C51/87C51/80C52/87C52

PIN DESCRIPTIONS

| | PII | N NUMB | ER | | |
|--------------------|-------|--------------|---------------|------|--|
| MNEMONIC | DIP | LCC | QFP | TYPE | NAME AND FUNCTION |
| V _{SS} | 20 | 22 | 16 | 111 | Ground: 0 V reference. |
| V _{CC} | 40 | 44 | 38 | li | Power Supply: This is the power supply voltage for normal, idle, and power-down operation. |
| P0.0–0.7 | 39–32 | 43–36 | 37–30 | I/O | Port 0: Port 0 is an open-drain, bidirectional I/O port with Schmitt trigger inputs. Port 0 pins |
| | | | | | that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification and received code bytes during EPROM programming. External pull-ups are required during program verification. |
| P1.0-P1.7 | 1–8 | 2–9 | 40–44, 1–3 | I/O | Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups and Schmitt trigger inputs. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 1 also receives the low-order address byte during program memory verification. Alternate functions for Port 1 include: |
| | 1 | 2 | 40 | I/O | T2 (P1.0): Timer/Counter 2 external count input/clockout (see Programmable Clock-Out) |
| 1 | 2 | 3 | 41 | I | T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction control |
| P2.0-P2.7 | 21–28 | 24–31 | 18–25 | I/O | Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups and Schmitt trigger inputs. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. Some Port 2 pins receive the high order address bits during EPROM programming and verification. |
| P3.0-P3.7 | 10–17 | 11, 13–19 | 5, 7–13 | I/O | Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups and Schmitt trigger inputs. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below: |
| | 10 | 11 | 5 | - 1 | RxD (P3.0): Serial input port |
| | 11 | 13 | 7 | 0 | TxD (P3.1): Serial output port |
| 1 | 12 | 14 | 8 | - 1 | INTO (P3.2): External interrupt |
| 1 | 13 | 15 | 9 | I | INT1 (P3.3): External interrupt |
| | 14 | 16 | 10 | I | T0 (P3.4): Timer 0 external input |
| | 15 | 17 | 11 | I | T1 (P3.5): Timer 1 external input |
| | 16 | 18 | 12 | 0 | WR (P3.6): External data memory write strobe |
| | 17 | 19 | 13 | 0 | RD (P3.7): External data memory read strobe |
| RST | 9 | 10 | 4 | I | Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} . |
| ALE/PROG | 30 | 33 | 27 | 0 | Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming. ALE can be disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during a MOVX instruction. |
| PSEN | 29 | 32 | 26 | 0 | Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory. |
| EA/V _{PP} | 31 | 35 | 29 | I | External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to 0FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than the on-chip ROM/OTP. This pin also receives the 12.75 V programming supply voltage (V _{PP}) during EPROM programming. If security bit 1 is programmed, EA will be internally latched on Reset. |
| XTAL1 | 19 | 21 | 15 | I | Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits. |
| XTAL2 | 18 | 20 | 14 | 0 | Crystal 2: Output from the inverting oscillator amplifier. |

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than V_{CC} + 0.5 V or V_{SS} – 0.5 V, respectively.

80C51/87C51/80C52/87C52

Table 1. 80C51/87C51/80C52/87C52 Special Function Registers

| SYMBOL | DESCRIPTION | DIRECT ADDRESS | BIT A | DDRESS | , SYMBOI | L, OR ALT | ERNATIV | E PORT | FUNCTIO | N LSB | RESET VALUE |
|---------------|-----------------------------------|-------------------|----------|--------|--------------|-------------------|-------------|----------|---------|----------|-------------------|
| ACC* | Accumulator | E0H | E7 | E6 | E5 | E4 | E3 | E2 | E1 | E0 | 00H |
| AUXR# | Auxiliary | 8EH | - | - | - | <u> </u> | <u> </u> | <u> </u> | l – | AO | xxxxxxx0B |
| AUXR1# | Auxiliary 1 | A2H | _ | - | - | LPEP ² | WUPD | 0 | - | DPS | xxx000x0B |
| B* | B register | F0H | F7 | F6 | F5 | F4 | F3 | F2 | F1 | F0 | 00H |
| DPTR: | Data Pointer (2 bytes) | | | | | | | | | | |
| DPH | Data Pointer High | 83H | | | | | | | | | 00H |
| DPL | Data Pointer Low | 82H | | | | | | | | | 00H |
| | | | AF | AE | AD | AC | AB | AA | A9 | A8 | |
| IE* | Interrupt Enable | A8H | EA | _ | ET2 | ES | ET1 | EX1 | ET0 | EX0 | 0x000000E |
| | · | | BF | BE | BD | ВС | BB | ВА | B9 | B8 | 1 |
| IP* | Interrupt Priority | В8Н | _ | _ | PT2 | PS | PT1 | PX1 | PT0 | PX0 | xx000000E |
| | , , | | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | 1 |
| IPH# | Interrupt Priority High | В7Н | _ | _ | PT2H | PSH | PT1H | PX1H | PT0H | PX0H | xx000000E |
| | , , , | | 87 | 86 | 85 | 84 | 83 | 82 | 81 | 80 | 1 |
| P0* | Port 0 | 80H | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | AD0 | FFH |
| | | | 97 | 96 | 95 | 94 | 93 | 92 | 91 | 90 | 1 |
| P1* | Port 1 | 90H | - | | - | <u> </u> | | T - | T2EX | T2 | FFH |
| | 1 010 1 | 0011 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | ł · · · · |
| P2* | Port 2 | A0H | AD15 | AD14 | AD13 | AD12 | AD11 | AD10 | AD9 | AD8 | FFH |
| | 1 0112 | 7.011 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | 1 |
| P3* | Port 3 | вон | RD | WR | T1 | T0 | INT1 | INT0 | TxD | RxD | FFH |
| 1 0 | 1 010 0 | Don | IND | VVIX | L '' | 10 | 11411 | 11110 | IND | TAD | ł · · · · · |
| PCON#1 | Power Control | 87H | SMOD1 | SMOD0 | Γ_ | POF | GF1 | GF0 | PD | IDL | 00xx0000E |
| | 1 GWGI GGIIGGI | 0711 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | - 00000002 |
| PSW* | Program Status Word | D0H | CY | AC | F0 | RS1 | RS0 | OV | T _ | I P | 000000x0E |
| RACAP2H# | Timer 2 Capture High | CBH | <u> </u> | 710 | 10 | 1.01 | 1100 | O V | | <u> </u> | 00H |
| RACAP2L# | Timer 2 Capture Low | CAH | | | | | | | | | 00H |
| SADDR# | Slave Address | A9H | | | | | | | | | 00H |
| SADEN# | Slave Address Mask | В9Н | | | | | | | | | 00H |
| SBUF | Serial Data Buffer | 99H | | | | | | | | | xxxxxxxxB |
| 020. | 001101 2010 201101 | 00 | 9F | 9E | 9D | 9C | 9B | 9A | 99 | 98 | 70000000 |
| SCON* | Serial Control | 98H | SM0/FE | SM1 | SM2 | REN | TB8 | RB8 | TI | RI | 00H |
| SP | Stack Pointer | 81H | OWO/1 E | OWIT | OIVIZ | IXEIN | 100 | INDO | | 131 | 07H |
| OI . | Otack i diliter | 0111 | 8F | 8E | 8D | 8C | 8B | 8A | 89 | 88 | 0/11 |
| TCON* | Timer Control | 88H | TF1 | TR1 | TF0 | TR0 | IE1 | IT1 | IE0 | IT0 | 00H |
| ICON | Tillier Collitor | 0011 | CF | CE | CD | CC | CB | CA | C9 | C8 | 0011 |
| T2CON* | Timor 2 Control | СоП | TF2 | | RCLK | TCLK | EXEN2 | | | CP/RL2 | 001 |
| | Timer 2 Made Central | C8H | | | ROLK | | EXEINZ | | | | 4 |
| T2MOD# TH0 | Timer 2 Mode Control Timer High 0 | C9H 8CH | - | _ | | _ | | _ | T2OE | DCEN | xxxxxxx00B 00H |
| TH1 | Timer High 1 | 8DH | | | | | | | | | 00H |
| TH2# | Timer High 2 | CDH | | | | | | | | | 00H |
| TL0 | Timer Low 0 | 8AH | | | | | | | | | 00H |
| TL1 | Timer Low 1 | 8BH | | | | | | | | | 00H |
| TL2# | Timer Low 2 | CCH | | | | | | | | | 00H |
| TMOD | Timer Mode | 89H | GATE | C/T | M1 | MO | GATE | C/T | M1 | MO | 00H |

NOTE:

Unused register bits that are not defined should not be set by the user's program. If violated, the device could function incorrectly.

- * SFRs are bit addressable.
- # SFRs are modified from or added to the 80C51 SFRs.
- Reserved bits.
- 1. Reset value depends on reset source.
- 2. LPEP Low Power EPROM operation (OTP/EPROM only)

80C51/87C51/80C52/87C52

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles.

Stop Clock Mode

The static design enables the clock speed to be reduced down to 0 MHz (stopped). When the oscillator is stopped, the RAM and Special Function Registers retain their values. This mode allows step-by-step utilization and permits reduced system power consumption by lowering the clock frequency down to any value. For lowest power consumption the Power Down mode is suggested.

Idle Mode

In idle mode (see Table 2), the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

Power-Down Mode

To save even more power, a Power Down mode (see Table 2) can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values down to 2.0 V and care must be taken to return V_{CC} to the minimum specified operating voltages before the Power Down Mode is terminated.

For the 87C51 and 80C51 either a hardware reset or external interrupt can be used to exit from Power Down. Reset redefines all

the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values. WUPD (AUXR1.3–Wakeup from Power Down) enables or disables the wakeup from power down with external interrupt. Where:

WUPD = 0 Disable WUPD = 1 Enable

To properly terminate Power Down the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10 ms).

With an external interrupt, INT0 or INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

LPEP

The eprom array contains some analog circuits that are not required when V_{CC} is less than 4 V, but are required for a V_{CC} greater than 4 V. The LPEP bit (AUXR.4), when set, will powerdown these analog circuits resulting in a reduced supply current. This bit should be set ONLY for applications that operate at a V_{CC} less than 4 V.

Design Consideration

• When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

ONCE™ Mode

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems without the device having to be removed from the circuit. The ONCE Mode is invoked by:

- 1. Pull ALE low while the device is in reset and $\overline{\text{PSEN}}$ is high;
- 2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the device is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

Table 2. External Pin Status During Idle and Power-Down Modes

| MODE | PROGRAM MEMORY | ALE | PSEN | PORT 0 | PORT 1 | PORT 2 | PORT 3 |
|------------|----------------|-----|------|--------|--------|---------|--------|
| Idle | Internal | 1 | 1 | Data | Data | Data | Data |
| Idle | External | 1 | 1 | Float | Data | Address | Data |
| Power-down | Internal | 0 | 0 | Data | Data | Data | Data |
| Power-down | External | 0 | 0 | Float | Data | Data | Data |

80C51/87C51/80C52/87C52

Programmable Clock-Out

A 50% duty cycle clock can be programmed to come out on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed:

- 1. to input the external clock for Timer/Counter 2, or
- to output a 50% duty cycle clock ranging from 61 Hz to 4 MHz at a 16 MHz operating frequency.

To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in T2CON) must be cleared and bit T20E in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

Where:

(RCAP2H,RCAP2L) = the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will be the same.

TIMER 2 OPERATION

Timer 2

Timer 2 is a 16-bit Timer/Counter which can operate as either an event timer or an event counter, as selected by $C/\overline{T}2^*$ in the special function register T2CON (see Figure 1). Timer 2 has three operating modes:Capture, Auto-reload (up or down counting) ,and Baud Rate Generator, which are selected by bits in the T2CON as shown in Table 3.

Capture Mode

In the capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2=0, then timer 2 is a 16-bit timer or counter (as selected by C/T2* in T2CON) which, upon overflowing sets bit TF2, the timer 2 overflow bit. This bit can be used to generate an interrupt (by enabling the Timer 2 interrupt bit in the IE register). If EXEN2= 1, Timer 2 operates as described above, but with the added feature that a 1- to -0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and

TH2, to be captured into registers RCAP2L and RCAP2H, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2 like TF2 can generate an interrupt (which vectors to the same location as Timer 2 overflow interrupt. The Timer 2 interrupt service routine can interrogate TF2 and EXF2 to determine which event caused the interrupt). The capture mode is illustrated in Figure 2 (There is no reload value for TL2 and TH2 in this mode. Even when a capture event occurs from T2EX, the counter keeps on counting T2EX pin transitions or osc/12 pulses.).

Auto-Reload Mode (Up or Down Counter)

In the 16-bit auto-reload mode, Timer 2 can be configured (as either a timer or counter (C/T2* in T2CON)) then programmed to count up or down. The counting direction is determined by bit DCEN (Down Counter Enable) which is located in the T2MOD register (see Figure 3). When reset is applied the DCEN=0 which means Timer 2 will default to counting up. If DCEN bit is set, Timer 2 can count up or down depending on the value of the T2EX pin.

Figure 4 shows Timer 2 which will count up automatically since DCEN=0. In this mode there are two options selected by bit EXEN2 in T2CON register. If EXEN2=0, then Timer 2 counts up to 0FFFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in RCAP2L and RCAP2H. The values in RCAP2L and RCAP2H are preset by software means.

If EXEN2=1, then a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at input T2EX. This transition also sets the EXF2 bit. The Timer 2 interrupt, if enabled, can be generated when either TF2 or EXF2 are 1.

In Figure 5 DCEN=1 which enables Timer 2 to count up or down. This mode allows pin T2EX to control the direction of count. When a logic 1 is applied at pin T2EX Timer 2 will count up. Timer 2 will overflow at 0FFFFH and set the TF2 flag, which can then generate an interrupt, if the interrupt is enabled. This timer overflow also causes the 16–bit value in RCAP2L and RCAP2H to be reloaded into the timer registers TL2 and TH2.

When a logic 0 is applied at pin T2EX this causes Timer 2 to count down. The timer will underflow when TL2 and TH2 become equal to the value stored in RCAP2L and RCAP2H. Timer 2 underflow sets the TF2 flag and causes 0FFFFH to be reloaded into the timer registers TL2 and TH2.

The external flag EXF2 toggles when Timer 2 underflows or overflows. This EXF2 bit can be used as a 17th bit of resolution if needed. The EXF2 flag does not generate an interrupt in this mode of operation.

Table 3. Timer 2 Operating Modes

| RCLK + TCLK | CP/RL2 | TR2 | MODE |
|-------------|--------|-----|---------------------|
| 0 | 0 | 1 | 16-bit Auto-reload |
| 0 | 1 | 1 | 16-bit Capture |
| 1 | Х | 1 | Baud rate generator |
| Х | Х | 0 | (off) |




Figure 5. Timer 2 Auto Reload Mode (DCEN = 1)




Figure 6. Timer 2 in Baud Rate Generator Mode

80C51/87C51/80C52/87C52

Baud Rate Generator Mode

Bits TCLK and/or RCLK in T2CON (Table 3) allow the serial port transmit and receive baud rates to be derived from either Timer 1 or Timer 2. When TCLK= 0, Timer 1 is used as the serial port transmit baud rate generator. When TCLK= 1, Timer 2 is used as the serial port transmit baud rate generator. RCLK has the same effect for the serial port receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – one generated by Timer 1, the other by Timer 2.

Figure 6 shows the Timer 2 in baud rate generation mode. The baud rate generation mode is like the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in modes 1 and 3 are determined by Timer 2's overflow rate given below:

Modes 1 and 3 Baud Rates =
$$\frac{\text{Timer 2 Overflow Rate}}{16}$$

The timer can be configured for either "timer" or "counter" operation. In many applications, it is configured for "timer" operation (C/T2*=0). Timer operation is different for Timer 2 when it is being used as a baud rate generator.

Usually, as a timer it would increment every machine cycle (i.e., 1/12 the oscillator frequency). As a baud rate generator, it increments every state time (i.e., 1/2 the oscillator frequency). Thus the baud rate formula is as follows:

Modes 1 and 3 Baud Rates =

$$\frac{\text{Oscillator Frequency}}{[32 \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]]}$$

Where: (RCAP2H, RCAP2L)= The content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

The Timer 2 as a baud rate generator mode shown in Figure 6, is valid only if RCLK and/or TCLK = 1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Also if the EXEN2 (T2 external enable flag) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2,TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

When Timer 2 is in the baud rate generator mode, one should not try to read or write TH2 and TL2. As a baud rate generator, Timer 2 is incremented every state time (osc/2) or asynchronously from pin T2;

under these conditions, a read or write of TH2 or TL2 may not be accurate. The RCAP2 registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Table 4 shows commonly used baud rates and how they can be obtained from Timer 2.

Table 4. Timer 2 Generated Commonly Used Baud Rates

| Baud Rate | Oco Erog | Timer 2 | | | |
|-----------|----------|---------|--------|--|--|
| Baud Rate | Osc Freq | RCAP2H | RCAP2L | | |
| 375 K | 12 MHz | FF | FF | | |
| 9.6 K | 12 MHz | FF | D9 | | |
| 2.8 K | 12 MHz | FF | B2 | | |
| 2.4 K | 12 MHz | FF | 64 | | |
| 1.2 K | 12 MHz | FE | C8 | | |
| 300 | 12 MHz | FB | 1E | | |
| 110 | 12 MHz | F2 | AF | | |
| 300 | 6 MHz | FD | 8F | | |
| 110 | 6 MHz | F9 | 57 | | |

Summary Of Baud Rate Equations

Timer 2 is in baud rate generating mode. If Timer 2 is being clocked through pin T2(P1.0) the baud rate is:

Baud Rate =
$$\frac{\text{Timer 2 Overflow Rate}}{16}$$

If Timer 2 is being clocked internally, the baud rate is:

Baud Rate =
$$\frac{f_{OSC}}{[32 \times [65536 - (RCAP2H, RCAP2L)]]}$$

Where fosc= Oscillator Frequency

To obtain the reload value for RCAP2H and RCAP2L, the above equation can be rewritten as:

RCAP2H, RCAP2L =
$$65536 - \left(\frac{f_{OSC}}{32 \times Baud \ Rate}\right)$$

Timer/Counter 2 Set-up

Except for the baud rate generator mode, the values given for T2CON do not include the setting of the TR2 bit. Therefore, bit TR2 must be set, separately, to turn the timer on. See Table 5 for set-up of Timer 2 as a timer. Also see Table 6 for set-up of Timer 2 as a counter.

80C51/87C51/80C52/87C52

and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are trended as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.




Figure 7. SCON: Serial Port Control Register

80C51/87C51/80C52/87C52

ABSOLUTE MAXIMUM RATINGS1, 2, 3

| PARAMETER | RATING | UNIT |
|--|------------------------|------|
| Operating temperature under bias | 0 to +70 or -40 to +85 | °C |
| Storage temperature range | -65 to +150 | °C |
| Voltage on EA/V _{PP} pin to V _{SS} | 0 to +13.0 | V |
| Voltage on any other pin to V _{SS} | -0.5 to +6.5 | V |
| Maximum I _{OL} per I/O pin | 15 | mA |
| Power dissipation (based on package heat transfer limitations, not device power consumption) | 1.5 | W |

NOTES:

- 1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.
 Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$ °C to +70°C or -40°C to +85°C

| | | | CLOCK FREQUENCY RANGE –f | | |
|---------------------|--------|---|-----------------------------|-----|------------|
| SYMBOL | FIGURE | PARAMETER | MIN | MAX | UNIT |
| 1/t _{CLCL} | 29 | Oscillator frequency Speed versions : S (16 MHz) U (33 MHz) | 0 | | MHz MHz |

80C51/87C51/80C52/87C52

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$ to +70°C or -40°C to +85°C, $V_{CC} = 2.7$ V to 5.5 V, $V_{SS} = 0$ V (16 MHz devices)

| 0)/440.01 | DADAMETED | TEST | | | | |
|------------------|---|---|--------------------------|------------------|--------------------------|----------------------|
| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP ¹ | MAX | UNIT |
| M | Lagrand Lagrand age 11 | 4.0 V < V _{CC} < 5.5 V | -0.5 | | 0.2 V _{CC} -0.1 | V |
| V_{IL} | Input low voltage ¹¹ | 2.7 V <v<sub>CC< 4.0 V</v<sub> | -0.5 | | 0.7 | V |
| V _{IH} | Input high voltage (ports 0, 1, 2, 3, EA) | | 0.2 V _{CC} +0.9 | | V _{CC} +0.5 | V |
| V _{IH1} | Input high voltage, XTAL1, RST ¹¹ | | 0.7 V _{CC} | | V _{CC} +0.5 | V |
| V _{OL} | Output low voltage, ports 1, 2, 8 | $V_{CC} = 2.7 \text{ V}$ $I_{OL} = 1.6 \text{ mA}^2$ | | | 0.4 | V |
| V _{OL1} | Output low voltage, port 0, ALE, PSEN8, 7 | $V_{CC} = 2.7 \text{ V}$ $I_{OL} = 3.2 \text{ mA}^2$ | | | 0.4 | V |
| V _{ОН} | Output himb vallege posts 4, 0, 9,3 | $V_{CC} = 2.7 \text{ V}$ $I_{OH} = -20 \mu\text{A}$ | V _{CC} - 0.7 | | | V |
| | Output high voltage, ports 1, 2, 3 ³ | V _{CC} = 4.5 V I _{OH} = -30 μA | V _{CC} - 0.7 | | | V |
| V _{OH1} | Output high voltage (port 0 in external bus mode), ALE ⁹ , PSEN ³ | $V_{CC} = 2.7 \text{ V}$ $I_{OH} = -3.2 \text{ mA}$ | V _{CC} - 0.7 | | | V |
| I _{IL} | Logical 0 input current, ports 1, 2, 3 | V _{IN} = 0.4 V | -1 | | -50 | μΑ |
| I _{TL} | Logical 1-to-0 transition current, ports 1, 2, 36 | V _{IN} = 2.0 V See note 4 | | | -650 | μА |
| ILI | Input leakage current, port 0 | $0.45 < V_{IN} < V_{CC} - 0.3$ | | | ±10 | μΑ |
| Icc | Power supply current (see Figure 21): Active mode @ 16 MHz Idle mode @ 16 MHz Power-down mode or clock stopped (see Figure 25 for conditions) | See note 5 $T_{amb} = 0^{\circ}C \text{ to } 70^{\circ}C$ $T_{amb} = -40^{\circ}C \text{ to } +85^{\circ}C$ | | 3 | 50 75 | μΑ μΑ μΑ μΑ |
| R _{RST} | Internal reset pull-down resistor | | 40 | | 225 | kΩ |
| C _{IO} | Pin capacitance ¹⁰ (except EA) | | | | 15 | pF |

NOTES:

- 1. Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.
- 2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the VOLs of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IoL can exceed these conditions provided that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions
- 3. Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and \overline{PSEN} to momentarily fall below the V_{CC} -0.7 specification when the address bits are stabilizing.
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2 V.
- See Figures 22 through 25 for I_{CC} test conditions.

 $I_{CC} = 0.9 \times FREQ. + 1.1 \text{ mA}$

- Idle mode: $I_{CC} = 0.18 \times FREQ. +1.01$ mA; See Figure 21. 6. This value applies to $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$. For $T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$, $I_{TL} = -750$ μ A.
- Load capacitance for port 0, ALE, and $\overline{PSEN} = 100 \text{ pF}$, load capacitance for all other outputs = 80 pF.
- 8. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: Maximum I_{OL} per port pin: 15 mA (*NOTE: This is 85°C specification.)

Maximum I_{OL} per 8-bit port: 26 mA

Maximum total I_{OL} for all outputs: 71 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- ALE is tested to V_{OH1}, except when ALE is off then V_{OH} is the voltage specification.
- 10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF (except EA is 25 pF).
- 11. To improve noise rejection a nominal 100 ns glitch rejection circuitry has been added to the RST pin, and a nominal 15 ns glitch rejection circuitry has been added to the INTO and INTO pins. Previous devices provided only an inherent 5 ns of glitch rejection.

2000 Aug 07 22

80C51/87C51/80C52/87C52

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$ °C to +70°C or -40°C to +85°C, 33 MHz devices; 5 V ±10%; $V_{SS} = 0$ V

| OVMDOL | DADAMETED | TEST | | LIMITS | .IMITS | | |
|------------------|---|---|--------------------------|------------------|--------------------------|----------|--|
| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP ¹ | MAX | UNIT | |
| V _{IL} | Input low voltage ¹¹ | 4.5 V < V _{CC} < 5.5 V | -0.5 | | 0.2 V _{CC} -0.1 | V | |
| V _{IH} | Input high voltage (ports 0, 1, 2, 3, EA) | | 0.2 V _{CC} +0.9 | | V _{CC} +0.5 | V | |
| V _{IH1} | Input high voltage, XTAL1, RST ¹¹ | | 0.7 V _{CC} | | V _{CC} +0.5 | V | |
| V _{OL} | Output low voltage, ports 1, 2, 3 8 | $V_{CC} = 4.5 \text{ V}$ $I_{OL} = 1.6 \text{mA}^2$ | | | 0.4 | V | |
| V _{OL1} | Output low voltage, port 0, ALE, PSEN 7, 8 | $V_{CC} = 4.5 \text{ V}$ $I_{OL} = 3.2 \text{mA}^2$ | | | 0.4 | V | |
| V _{OH} | Output high voltage, ports 1, 2, 3 ³ | $V_{CC} = 4.5 \text{ V}$ $I_{OH} = -30 \mu \text{A}$ | V _{CC} - 0.7 | | | V | |
| V _{OH1} | Output high voltage (port 0 in external bus mode), ALE ⁹ , PSEN ³ | $V_{CC} = 4.5 \text{ V}$ $I_{OH} = -3.2 \text{mA}$ | V _{CC} - 0.7 | | | V | |
| I _{IL} | Logical 0 input current, ports 1, 2, 3 | V _{IN} = 0.4 V | -1 | | -50 | μΑ | |
| I _{TL} | Logical 1-to-0 transition current, ports 1, 2, 3 ⁶ | V _{IN} = 2.0 V See note 4 | | | -650 | μΑ | |
| I _{LI} | Input leakage current, port 0 | $0.45 < V_{IN} < V_{CC} - 0.3$ | | | ±10 | μΑ | |
| I _{CC} | Power supply current (see Figure 21): Active mode (see Note 5) Idle mode (see Note 5) | See note 5 | | | | | |
| | Power-down mode or clock stopped (see Figure 25 for conditions) | $T_{amb} = 0^{\circ}C \text{ to } 70^{\circ}C$ $T_{amb} = -40^{\circ}C \text{ to } +85^{\circ}C$ | | 3 | 50 75 | μA μA | |
| R _{RST} | Internal reset pull-down resistor | | 40 | | 225 | kΩ | |
| C _{IO} | Pin capacitance ¹⁰ (except EA) | | | | 15 | pF | |

NOTES:

- 1. Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.
- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the VOLs of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.
- 3. Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the V_{CC} -0.7 specification when the address bits are stabilizing.
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when $V_{\mbox{\scriptsize IN}}$ is approximately 2 V.
- 5. See Figures 22 through 25 for I_{CC} test conditions.

- Active mode: $I_{CC(MAX)} = 0.9 \times FREQ. + 1.1 \text{ mA}$ Idle mode: $I_{CC(MAX)} = 0.18 \times FREQ. + 1.0 \text{ mA}$; See Figure 21. 6. This value applies to $I_{amb} = 0^{\circ}C$ to $+70^{\circ}C$. For $I_{amb} = -40^{\circ}C$ to $+85^{\circ}C$, $I_{TL} = -750 \mu A$.
- Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.
- 8. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: Maximum IOL per port pin: 15 mA (*NOTE: This is 85°C specification.)

Maximum I_{OL} per 8-bit port: 26 mA

Maximum total I_{OL} for all outputs: 71 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- 9. ALE is tested to V_{OH1} , except when ALE is off then V_{OH} is the voltage specification.
- 10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF
- 11. To improve noise rejection a nominal 100 ns glitch rejection circuitry has been added to the RST pin, and a nominal 15 ns glitch rejection circuitry has been added to the INTO and INTO pins. Previous devices provided only an inherent 5 ns of glitch rejection.

2000 Aug 07 23

80C51/87C51/80C52/87C52

AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$ to +70°C or -40°C to +85°C, $V_{CC} = +2.7$ V to +5.5 V, $V_{SS} = 0$ V^{1, 2, 3}

| | | | 16 MHz | CLOCK | VARIABL | | | |
|--------------------------------|---------------------------------|---|---------------|-------|--------------------------|--------------------------------------|------|--|
| SYMBOL | FIGURE | PARAMETER | MIN | MAX | MIN | MAX | UNIT | |
| 1/t _{CLCL} | 14 | Oscillator frequency ⁵ Speed versions :S | | | 3.5 | 16 | MHz | |
| t _{LHLL} | 14 | ALE pulse width | 85 | | 2t _{CLCL} -40 | | ns | |
| t _{AVLL} | 14 | Address valid to ALE low | 22 | | t _{CLCL} -40 | | ns | |
| t _{LLAX} | 14 | Address hold after ALE low | 32 | | t _{CLCL} -30 | | ns | |
| t _{LLIV} | 14 | ALE low to valid instruction in | | 150 | | 4t _{CLCL} -100 | ns | |
| t _{LLPL} | 14 | ALE low to PSEN low | 32 | | t _{CLCL} -30 | | ns | |
| t _{PLPH} | 14 | PSEN pulse width | 142 | | 3t _{CLCL} -45 | | ns | |
| t _{PLIV} | 14 | PSEN low to valid instruction in | | 82 | | 3t _{CLCL} -105 | ns | |
| t _{PXIX} | 14 | Input instruction hold after PSEN | 0 | | 0 | | ns | |
| t _{PXIZ} | 14 | Input instruction float after PSEN | | 37 | | t _{CLCL} -25 | ns | |
| t _{AVIV} ⁴ | 14 | Address to valid instruction in | | 207 | | 5t _{CLCL} -105 | ns | |
| t _{PLAZ} | 14 | PSEN low to address float | | 10 | | 10 | ns | |
| Data Memo | ory | | | | | | | |
| t _{RLRH} | 15, 16 | RD pulse width | 275 | | 6t _{CLCL} -100 | | ns | |
| t _{WLWH} | 15, 16 | WR pulse width | 275 | | 6t _{CLCL} -100 | | ns | |
| t _{RLDV} | 15, 16 | 5, 16 RD low to valid data in | | 147 | | 5t _{CLCL} -165 | ns | |
| t _{RHDX} | 15, 16 | 15, 16 Data hold after RD | | | 0 | | ns | |
| t _{RHDZ} | 15, 16 Data float after RD | | | 65 | | 2t _{CLCL} -60 | ns | |
| t _{LLDV} | 15, 16 | ALE low to valid data in | | 350 | | 8t _{CLCL} -150 | ns | |
| t _{AVDV} | 15, 16 Address to valid data in | | | 397 | | 9t _{CLCL} -165 | ns | |
| t _{LLWL} | 15, 16 | ALE low to RD or WR low | 137 | 239 | 3t _{CLCL} -50 | 3t _{CLCL} +50 | ns | |
| t _{AVWL} | 15, 16 | Address valid to WR low or RD low | 122 | | 4t _{CLCL} -130 | | ns | |
| t _{QVWX} | 15, 16 | Data valid to WR transition | 13 | | t _{CLCL} -50 | | ns | |
| t _{WHQX} | 15, 16 | Data hold after WR | 13 | | t _{CLCL} -50 | | ns | |
| t _{QVWH} | 16 | Data valid to WR high | 287 | | 7t _{CLCL} -150 | | ns | |
| t _{RLAZ} | 15, 16 | RD low to address float | | 0 | | 0 | ns | |
| t _{WHLH} | 15, 16 | RD or WR high to ALE high | 23 | 103 | t _{CLCL} -40 | t _{CLCL} +40 | ns | |
| External C | lock | | | | • | • | | |
| t _{CHCX} | 18 | High time | 20 | 1 | 20 | t _{CLCL} -t _{CLCX} | ns | |
| t _{CLCX} | 18 | Low time | 20 | | 20 | t _{CLCL} -t _{CHCX} | ns | |
| tclch | 18 | Rise time | | 20 | | 20 | ns | |
| t _{CHCL} | 18 | Fall time | | 20 | | 20 | ns | |
| Shift Regis | ter | • | • | • | • | • | | |
| t _{XLXL} | 17 | Serial port clock cycle time | 750 | | 12t _{CLCL} | | ns | |
| t _{QVXH} | 17 | Output data setup to clock rising edge | 492 | | 10t _{CLCL} -133 | | ns | |
| t _{XHQX} | 17 | Output data hold after clock rising edge | 8 | | 2t _{CLCL} -117 | | ns | |
| t _{XHDX} | 17 | Input data hold after clock rising edge | 0 | 1 | 0 | | ns | |
| txhdv | 17 | Clock rising edge to input data valid | $\overline{}$ | 492 | | 10t _{CLCL} -133 | ns | |

- Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.
- 3. Interfacing the 87C51, 80C51, 87C52, or 80C52 to devices with float times up to 45 ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.
- 4. See application note AN457 for external memory interface.
- 5. Parts are guaranteed to operate down to 0 Hz. When an external clock source is used, the RST pin should be held high for a minimum of 20 µs for power-on or wakeup from power down.

2000 Aug 07 24

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address

C - Clock

D - Input data

H - Logic level high

I – Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN

Q - Output data

R - RD signal

t - Time

V - Valid

W- WR signal

X - No longer a valid logic level

Z - Float

Examples: t_{AVLL} = Time for address valid to ALE low.

 t_{LLPL} =Time for ALE low to \overline{PSEN} low.




Figure 14. External Program Memory Read Cycle




Figure 15. External Data Memory Read Cycle




Figure 16. External Data Memory Write Cycle




Figure 17. Shift Register Mode Timing




Figure 18. External Clock Drive

80C51/87C51/80C52/87C52

EPROM CHARACTERISTICS

These devices can be programmed by using a modified Improved Quick-Pulse Programming[™] algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The family contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as being manufactured by Philips.

Table 8 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 26 and 27. Figure 28 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 26. Note that the device is running with a 4 to 6 MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 26. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 8 are held at the 'Program Code Data' levels indicated in Table 8. The ALE/PROG is pulsed low 5 times as shown in Figure 27.

To program the encryption table, repeat the 5 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 5 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bits can still be programmed.

Note that the $\overline{\text{EA}/\text{V}_{PP}}$ pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the

device. The $\ensuremath{\text{V}_{\text{PP}}}$ source should be well regulated and free of glitches and overshoot.

Program Verification

If security bits 2 and 3 have not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 28. The other pins are held at the 'Verify Code Data' levels indicated in Table 8. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the 64 byte encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(031H) = 92H indicates 87C51

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 8, and which satisfies the timing specifications, is suitable.

Security Bits

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 9) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory, EA is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled. When all three security bits are programmed, all of the conditions above apply and all external program memory execution is disabled.

Encryption Array

64 bytes of encryption array are initially unprogrammed (all 1s).

Table 8. EPROM Programming Modes

| Table of El New Fregramming medes | | | | | | | | | | | |
|-----------------------------------|-----|------|----------|--------------------|------|------|------|------|--|--|--|
| MODE | RST | PSEN | ALE/PROG | EA/V _{PP} | P2.7 | P2.6 | P3.7 | P3.6 | | | |
| Read signature | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | | | |
| Program code data | 1 | 0 | 0* | V _{PP} | 1 | 0 | 1 | 1 | | | |
| Verify code data | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | | | |
| Pgm encryption table | 1 | 0 | 0* | V _{PP} | 1 | 0 | 1 | 0 | | | |
| Pgm security bit 1 | 1 | 0 | 0* | V_{PP} | 1 | 1 | 1 | 1 | | | |
| Pgm security bit 2 | 1 | 0 | 0* | V_{PP} | 1 | 1 | 0 | 0 | | | |
| Pgm security bit 3 | 1 | 0 | 0* | V_{PP} | 0 | 1 | 0 | 1 | | | |

NOTES:

- 1. '0' = Valid low for that pin, '1' = valid high for that pin.
- 2. $V_{PP} = 12.75 \text{ V} \pm 0.25 \text{ V}.$
- 3. $V_{CC} = 5 \text{ V} \pm 10\%$ during programming and verification.
- * ALE/PROG receives 5 programming pulses for code data (also for user array; 5 pulses for encryption or security bits) while V_{PP} is held at 12.75 V. Each programming pulse is low for 100 μs (±10 μs) and high for a minimum of 10 μs.

[™]Trademark phrase of Intel Corporation.




Figure 28. Program Verification


EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 $T_{amb} = 21^{\circ}C$ to +27°C, $V_{CC} = 5$ V±10%, $V_{SS} = 0$ V (See Figure 29)

| SYMBOL | PARAMETER | MIN | MAX | UNIT |
|---------------------|---------------------------------------|---------------------|---------------------|------|
| V _{PP} | Programming supply voltage | 12.5 | 13.0 | V |
| I _{PP} | Programming supply current | | 50 ¹ | mA |
| 1/t _{CLCL} | Oscillator frequency | 4 | 6 | MHz |
| t _{AVGL} | Address setup to PROG low | 48t _{CLCL} | | |
| t _{GHAX} | Address hold after PROG | 48t _{CLCL} | | |
| t _{DVGL} | Data setup to PROG low | 48t _{CLCL} | | |
| t _{GHDX} | Data hold after PROG | 48t _{CLCL} | | |
| t _{EHSH} | P2.7 (ENABLE) high to V _{PP} | 48t _{CLCL} | | |
| t _{SHGL} | V _{PP} setup to PROG low | 10 | | μs |
| t _{GHSL} | V _{PP} hold after PROG | 10 | | μs |
| t _{GLGH} | PROG width | 90 | 110 | μs |
| t _{AVQV} | Address to data valid | | 48t _{CLCL} | |
| t _{ELQZ} | ENABLE low to data valid | | 48t _{CLCL} | |
| t _{EHQZ} | Data float after ENABLE | 0 | 48t _{CLCL} | |
| t _{GHGL} | PROG high to PROG low | 10 | | μs |

NOTE:

1. Not tested.



NOTES:

- * FOR PROGRAMMING CONFIGURATION SEE FIGURE 26 FOR VERIFICATION CONDITIONS SEE FIGURE 28.
- ** SEE TABLE 8.

Figure 29. EPROM Programming and Verification

MASK ROM DEVICES

Security Bits

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 10) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes

from the internal memory, \overline{EA} is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled.

Encryption Array

64 bytes of encryption array are initially unprogrammed (all 1s).

Table 10. Program Security Bits


| PROGRAM LOCK BITS ^{1, 2} | | | |
|-----------------------------------|-----|-----|--|
| | SB1 | SB2 | PROTECTION DESCRIPTION |
| 1 | U | U | No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.) |
| 2 | Р | | MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, \overline{EA} is sampled and latched on Reset, and further programming of the EPROM is disabled. |

NOTES:

- 1. P programmed. U unprogrammed.
- 2. Any other combination of the security bits is not defined.

QFP44: plastic quad flat package; 44 leads (lead length 1.3 mm); body 10 x 10 x 1.75 mm

SOT307-2



| UNIT | A max. | Α1 | A ₂ | A ₃ | Ьp | С | D ⁽¹⁾ | E ⁽¹⁾ | е | H _D | HE | L | Lp | v | w | у | Z _D ⁽¹⁾ | Z _E ⁽¹⁾ | θ |
|------|-----------|--------------|----------------|----------------|--------------|--------------|------------------|------------------|-----|----------------|--------------|-----|--------------|------|------|-----|-------------------------------|-------------------------------|-----------|
| mm | 2.10 | 0.25 0.05 | 1.85 1.65 | 0.25 | 0.40 0.20 | 0.25 0.14 | 10.1 9.9 | 10.1 9.9 | 0.8 | 12.9 12.3 | 12.9 12.3 | 1.3 | 0.95 0.55 | 0.15 | 0.15 | 0.1 | 1.2 0.8 | 1.2 0.8 | 10° 0° |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| | OUTLINE | | REFER | RENCES | EUROPEAN | ISSUE DATE | | |
|--|----------|-----|-------|--------|------------|----------------------------------|--|--|
| | VERSION | IEC | JEDEC | EIAJ | PROJECTION | ISSUE DATE | | |
| | SOT307-2 | | | | | -95-02-04 97-08-01 | | |