

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	12
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	64 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-VQFN Exposed Pad
Supplier Device Package	16-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f630t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



#### ISBN: 978-1-60932-173-4

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

#### 2.2.2.5 PIR1 Register

bit

bit

bit bit

bit bit

The PIR1 register contains the interrupt flag bits, as shown in Register 2-5.

- n = Value at POR

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

#### REGISTER 2-5: PIR1 — PERIPHERAL INTERRUPT REGISTER 1 (ADDRESS: 0Ch)

	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0				
	EEIF	ADIF		_	CMIF	_	_	TMR1IF				
	bit 7							bit 0				
t 7	<b>EEIF:</b> EEPROM Write Operation Interrupt Flag bit 1 = The write operation completed (must be cleared in software) 0 = The write operation has not completed or has not been started											
t 6	ADIF: A/D Converter Interrupt Flag bit (PIC16F676 only) 1 = The A/D conversion is complete (must be cleared in software) 0 = The A/D conversion is not complete											
t 5-4	Unimplem	ented: Read	<b>l as</b> '0'									
t 3	1 = Compa	nparator Inte rator input h rator input h	as changed	l (must be cl	eared in sof	tware)						
t 2-1	Unimplem	ented: Read	<b>l as</b> '0'									
t 0	TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow											
	Legend:											
	R = Reada	ble bit	W = W	/ritable bit	U = Unim	plemented	bit, read as '	0'				

'0' = Bit is cleared

'1' = Bit is set


x = Bit is unknown

### 3.2.3.5 RA4/AN3/T1G/OSC2/CLKOUT

Figure 3-4 shows the diagram for this pin. The RA4 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the A/D (PIC16F676 only)
- · a TMR1 gate input
- a crystal/resonator connection
- · a clock output


## FIGURE 3-4: BLOCK DIAGRAM OF RA4




### 3.2.3.6 RA5/T1CKI/OSC1/CLKIN

Figure 3-5 shows the diagram for this pin. The RA5 pin is configurable to function as one of the following:

- a general purpose I/O
- · a TMR1 clock input
- a crystal/resonator connection
- · a clock input



#### 5: BLOCK DIAGRAM OF RA5



#### **REGISTER 3-5:** PORTC — PORTC REGISTER (ADDRESS: 07h)

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
_	_	RC5	RC4	RC3	RC2	RC1	RC0			
bit 7							bit 0			
Unimplemented: Read as '0'										
PORTC<5:0>: General Purpose I/O pin bits										

bit 7-6:

bit 5-0:

1 = Port pin is >VIH

0 = Port pin is <VIL

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### **REGISTER 3-6:** TRISC — PORTC TRI-STATE REGISTER (ADDRESS: 87h)

U-(	C	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		—	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0
bit 7								bit 0

#### bit 7-6: Unimplemented: Read as '0'

bit 5-0: TRISC<5:0>: PORTC Tri-State Control bits

1 = PORTC pin configured as an input (tri-stated)

0 = PORTC pin configured as an output

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### **TABLE 3-2:** SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Value on all other Resets
07h	PORTC	—	_	RC5	RC4	RC3	RC2	RC1	RC0	xx xxxx	uu uuuu
87h	TRISC	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	11 1111	11 1111
91h	ANSEL <sup>(1)</sup>	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111

Note 1: PIC16F676 only.

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTC.

#### 4.3 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI, with the internal phase clocks, is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

Note:	The ANSEL (91h) and CMCON (19h)
	registers must be initialized to configure an
	analog channel as a digital input. Pins
	configured as analog inputs will read '0'.
	The ANSEL register is defined for the
	PIC16F676.

#### REGISTER 4-1: OPTION\_REG — OPTION REGISTER (ADDRESS: 81h)

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
	RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0			
	bit 7							bit 0			
bit 7		<b>RAPU:</b> PORTA Pull-up Enable bit 1 = PORTA pull-ups are disabled									
				oy individual	PORT latch	values					
bit 6			lge Select bi								
	1 = Interru	pt on rising	edge of RA	2/INT pin							
			g edge of RA	•							
bit 5			ource Selec	t bit							
			2/T0CKI pin n cycle clocł								
bit 4			Edge Select								
				sition on RA2	/T0CKI pin						
	0 = Increm	nent on low	-to-high tran	sition on RA2	/T0CKI pin						
bit 3		caler Assig									
		-	ned to the V	VDT imer0 module							
bit 2-0			Rate Select		-						
JIL 2-0											
	-		TMR0 Rate								
		000 001	1:2 1:4	1:1 1:2							
		010	1:8	1:4							
		011	1:16	1:8							
		100	1 : 32 1 : 64	1 : 16 1 : 32							
		101 110	1:04	1:52							
		111	1:256	1:128							
		•									
	Legend:										

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### 6.1 Comparator Operation

A single comparator is shown in Figure 6-1, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 6-1 represent the uncertainty due to input offsets and response time.

Note:	To use	CIN+ and	CIN-	pins	as ana	alog
	inputs,	the appro	opriate	bits	must	be
	program	med in the	CMCO	N (19	h) regis	ster.


The polarity of the comparator output can be inverted by setting the CINV bit (CMCON<4>). Clearing CINV results in a non-inverted output. A complete table showing the output state versus input conditions and the polarity bit is shown in Table 6-1.

#### TABLE 6-1: OUTPUT STATE VS. INPUT CONDITIONS

Input Conditions	CINV	COUT
VIN- > VIN+	0	0
VIN- < VIN+	0	1
VIN- > VIN+	1	1
VIN- < VIN+	1	0



#### SINGLE COMPARATOR



REGISTER 7-3:	ANSEL — ANALOG SELECT REGISTER (ADRESS: 91h) (PIC16F676 ONLY)
---------------	---

	R/W-1							
	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0
b	it 7							bit 0

bit 7-0: **ANS<7:0>**: Analog Select between analog or digital function on pins AN<7:0>, respectively. 1 = Analog input. Pin is assigned as analog input.<sup>(1)</sup>

0 = Digital I/O. Pin is assigned to port or special function.

**Note 1:** Setting a pin to an analog input automatically disables the digital input circuitry, weak pull-ups, and interrupt-on-change if available. The corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### 7.2 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 7-3. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 7-3. The maximum recommended impedance for analog sources is 10 k\Omega. As the impedance

#### EQUATION 7-1: ACQUISITION TIME

is decreased, the acquisition time may be decreased. After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 7-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.


To calculate the minimum acquisition time, TACQ, see the PIC<sup>®</sup> Mid-Range Reference Manual (DS33023).

TACQ	= Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient
Тс	= TAMP + TC + TCOFF = $2\mu s$ + TC + [(Temperature -25°C)(0.05 $\mu s$ /°C)] = CHOLD (RIC + RSS + RS) In(1/2047) = -120pF (1k $\Omega$ + 7k $\Omega$ + 10k $\Omega$ ) In(0.0004885)
TACQ	= 16.47μs = 2μs + 16.47μs + [(50°C -25°C)(0.05μs/°C) = 19.72μs

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- **2:** The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 kΩ. This is required to meet the pin leakage specification.





#### 8.3 READING THE EEPROM DATA MEMORY

To read a data memory location, the user must write the address to the EEADR register and then set control bit RD (EECON1<0>), as shown in Example 8-1. The data is available in the very next cycle in the EEDATA register. Therefore, it can be read in the next instruction. EEDATA holds this value until another read, or until it is written to by the user (during a write operation).

EXAMPLE 8-1: DATA EEPROM READ

BSF	STATUS, RPO	;Bank 1
MOVLW	CONFIG_ADDR	;
MOVWF	EEADR	;Address to read
BSF	EECON1,RD	;EE Read
MOVF	EEDATA,W	;Move data to W

### 8.4 WRITING TO THE EEPROM DATA MEMORY

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDATA register. Then the user must follow a specific sequence to initiate the write for each byte, as shown in Example 8-2.

EXAMPLE 8-2: DATA EEPROM WRITE

ſ		BSF	STATUS, RPO	;Bank 1
		BSF	EECON1,WREN	;Enable write
		BCF	INTCON,GIE	;Disable INTs
		MOVLW	55h	;Unlock write
	ed	MOVWF	EECON2	;
	quir	MOVLW	AAh	;
	Sec	MOVWF	EECON2	;
		BSF	EECON1,WR	;Start the write
		BSF	INTCON,GIE	;Enable INTS

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment. A cycle count is executed during the required sequence. Any number that is not equal to the required cycles to execute the required sequence will prevent the data from being written into the EEPROM.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware. After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. The EEIF bit (PIR<7>) register must be cleared by software.

### 8.5 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the data EEPROM should be verified (see Example 8-3) to the desired value to be written.

EXAMPLE 8-3: WRITE VERIFY

BCF	STATUS, RPO	;Bank 0
:		;Any code
BSF	STATUS, RPO	;Bank 1 READ
MOVF	EEDATA,W	;EEDATA not changed
		;from previous write
BSF	EECON1,RD	;YES, Read the
		;value written
XORWF	EEDATA,W	
BTFSS	STATUS,Z	;Is data the same
GOTO	WRITE_ERR	;No, handle error
:		;Yes, continue

### 8.5.1 USING THE DATA EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). Frequently changing values will typically be updated more often than specifications D120 or D120A. If this is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

### 8.6 PROTECTION AGAINST SPURIOUS WRITE

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built in. On power-up, WREN is cleared. Also, the Power-up Timer (72 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during:

- brown-out
- power glitch
- · software malfunction

## 10.0 INSTRUCTION SET SUMMARY

The PIC16F630/676 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type, and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 10-1, while the various opcode fields are summarized in Table 10-1.

Table 10-2 lists the instructions recognized by the MPASM<sup>TM</sup> assembler. A complete description of each instruction is also available in the PIC<sup>®</sup> Mid-Range Reference Manual (DS33023).

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, **'k**' represents an 8-bit or 11-bit constant, or literal value

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1  $\mu$ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

Note:	To maintain upward compatibility with		
	future products, do not use the OPTION		
	and TRIS instructions.		

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.


#### 10.1 READ-MODIFY-WRITE OPERATIONS

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register. For example, a CLRF PORTA instruction will read PORTA, clear all the data bits, then write the result back to PORTA. This example would have the unintended result of clearing the condition that set the RAIF flag.

## TABLE 10-1:OPCODE FIELD<br/>DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= $0$ or $1$ ). The assembler will generate code with x = $0$ . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
PC	Program Counter
то	Time-out bit
PD	Power-down bit

## FIGURE 10-1: GENERAL FORMAT FOR INSTRUCTIONS



#### TABLE 10-2: PIC16F630/676 INSTRUCTION SET

Mnemonic, Operands		Description	Cycles		14-Bit	Opcode	)	Status	Notes
		Description		MSb			LSb	Affected	Notes
	BYTE-ORIENTED FILE REGISTER OPERATIONS								
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	XXXX	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff		C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff		-,,_	1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
-	, -	BIT-ORIENTED FILE		RATIO		-			,
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01		bfff			1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01		bfff			3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01		bfff			3
511 55	ι, υ	LITERAL AND CO	( )	-	ddit	DIII	TTTT		5
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11		kkkk		C,DC,Z Z	
CALL	k	Call subroutine	2	10		kkkk		2	
	к -	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	- k	Go to address	2	10		kkkk		IO,FD	
			1					Z	
IORLW MOVLW	k k	Inclusive OR literal with W Move literal to W	1	11 11	1000	kkkk kleiele		۷	
			2			kkkk			
RETFIE	- k	Return from interrupt		00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11		kkkk			
RETURN	-	Return from Subroutine		00	0000	0000	1000		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal Exclusive OR literal with W	1	11 11	110x 1010	kkkk kkkk		C,DC,Z Z	
XORLW	k								

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTA, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

3: If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

**Note:** Additional information on the mid-range instruction set is available in the PIC<sup>®</sup> Mid-Range MCU Family Reference Manual (DS33023).

CALL	Call Subroutine
Syntax:	[ <i>label</i> ] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	$\begin{array}{l} (PC)+1 \rightarrow TOS, \\ k \rightarrow PC < 10:0>, \\ (PCLATH < 4:3>) \rightarrow PC < 12:11> \end{array}$
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The eleven-bit immedi- ate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$00h \rightarrow WDT$ $0 \rightarrow WDT \text{ prescaler,}$ $1 \rightarrow \overline{TO}$ $1 \rightarrow \overline{PD}$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

CLRF	Clear f					
Syntax:	[ <i>label</i> ] CLRF f					
Operands:	$0 \leq f \leq 127$					
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$					
Status Affected:	Z					
Description:	The contents of register 'f' are cleared and the Z bit is set.					

COMF	Complement f							
Syntax:	[ <i>label</i> ] COMF f,d							
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in[0,1] \end{array}$							
Operation:	$(\overline{f}) \rightarrow (destination)$							
Status Affected:	Z							
Description:	The contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'.							

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECF	Decrement f
Syntax:	[/abe/] DECF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f) - 1 $\rightarrow$ (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

DECFSZ	Decrement f, Skip if 0
Syntax:	[ <i>label</i> ] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	(f) - 1 $\rightarrow$ (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, then a NOP is executed instead, making it a 2-cycle instruction.

INCFSZ	Increment f, Skip if 0							
Syntax:	[ <i>label</i> ] INCFSZ f,d							
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$							
Operation:	(f) + 1 $\rightarrow$ (destination), skip if result = 0							
Status Affected:	None							
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruc- tion is executed. If the result is 0, a NOP is executed instead, making it a 2-cycle instruction.							

GOTO	Unconditional Branch								
Syntax:	[ <i>label</i> ] GOTO k								
Operands:	$0 \leq k \leq 2047$								
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> $\rightarrow$ PC<12:11>								
Status Affected:	None								
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two- cycle instruction.								

IORLW	Inclusive OR Literal with W							
Syntax:	[ <i>label</i> ] IORLW k							
Operands:	$0 \leq k \leq 255$							
Operation:	(W) .OR. $k \rightarrow$ (W)							
Status Affected:	Z							
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.							

INCF Increment f		IORWF	Inclusive OR W with f		
Syntax:	[ <i>label</i> ] INCF f,d	Syntax:	[ <i>label</i> ] IORWF f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$		
Operation:	(f) + 1 $\rightarrow$ (destination)	Operation:	(W) .OR. (f) $\rightarrow$ (destination)		
Status Affected:	Z	Status Affected:	Z		
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.	Description:	Inclusive OR the W register with register 'f'. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.		

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param Device Characteristics		Min	Typ†	Мах	Units		Conditions
No.	Berlee enalactoristico		1961	max	onno	VDD	Note
D010	Supply Current (IDD)	-	9	16	μA	2.0	Fosc = 32 kHz
		—	18	28	μA	3.0	LP Oscillator Mode
		—	35	54	μA	5.0	
D011		—	110	150	μA	2.0	Fosc = 1 MHz
		_	190	280	μA	3.0	XT Oscillator Mode
		_	330	450	μA	5.0	
D012		_	220	280	μA	2.0	Fosc = 4 MHz
		_	370	650	μA	3.0	XT Oscillator Mode
		_	0.6	1.4	mA	5.0	]
D013		_	70	110	μA	2.0	Fosc = 1 MHz
		_	140	250	μA	3.0	EC Oscillator Mode
		—	260	390	μA	5.0	
D014		—	180	250	μA	2.0	Fosc = 4 MHz
		_	320	470	μA	3.0	EC Oscillator Mode
		_	580	850	μA	5.0	
D015		—	340	450	μA	2.0	Fosc = 4 MHz
		_	500	780	μA	3.0	INTOSC Mode
		_	0.8	1.1	mA	5.0	
D016		_	180	250	μA	2.0	Fosc = 4 MHz
			320	450	μA	3.0	EXTRC Mode
		_	580	800	μA	5.0	
D017		_	2.1	2.95	mA	4.5	Fosc = 20 MHz
		_	2.4	3.0	mA	5.0	HS Oscillator Mode

#### 12.2 DC Characteristics: PIC16F630/676-I (Industrial)

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le Ta \le +125^{\circ}C$ for extended							
Param Device Characteristics		Min	Typ†	Мах	Units		Conditions
No.	Device Characteristics	IVIIII	iypi	WIAN	Units	VDD	Note
D010E	Supply Current (IDD)	-	9	16	μA	2.0	Fosc = 32 kHz
		—	18	28	μA	3.0	LP Oscillator Mode
		_	35	54	μA	5.0	
D011E		-	110	150	μA	2.0	Fosc = 1 MHz
		_	190	280	μA	3.0	XT Oscillator Mode
		_	330	450	μA	5.0	
D012E		-	220	280	μA	2.0	Fosc = 4 MHz
		—	370	650	μA	3.0	XT Oscillator Mode
		_	0.6	1.4	mA	5.0	
D013E		-	70	110	μA	2.0	Fosc = 1 MHz
		—	140	250	μA	3.0	EC Oscillator Mode
		—	260	390	μA	5.0	
D014E		—	180	250	μA	2.0	Fosc = 4 MHz
		_	320	470	μA	3.0	EC Oscillator Mode
		—	580	850	μA	5.0	
D015E		—	340	450	μA	2.0	Fosc = 4 MHz
		—	500	780	μA	3.0	INTOSC Mode
		—	0.8	1.1	mA	5.0	
D016E			180	250	μA	2.0	Fosc = 4 MHz
		_	320	450	μA	3.0	EXTRC Mode
		_	580	800	μA	5.0	
D017E		_	2.1	2.95	mA	4.5	Fosc = 20 MHz
		_	2.4	3.0	mA	5.0	HS Oscillator Mode

#### 12.4 DC Characteristics: PIC16F630/676-E (Extended)

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

#### 12.5 DC Characteristics: PIC16F630/676-E (Extended)

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param Device Characteristics		Min	Typ†	Мах	Units	Conditions	
No.	Device Characteristics	WIIII	וקעי	WIAN	Units	VDD	Note
D020E	Power-down Base Current	_	0.00099	3.5	μΑ	2.0	WDT, BOD, Comparators, VREF,
	(IPD)		0.0012	4.0	μA	3.0	and T1OSC disabled
		_	0.0029	8.0	μA	5.0	
D021E		_	0.3	6.0	μA	2.0	WDT Current <sup>(1)</sup>
		_	1.8	9.0	μA	3.0	
			8.4	20	μΑ	5.0	7
D022E		—	58	70	μA	3.0	BOD Current <sup>(1)</sup>
		—	109	130	μA	5.0	7
D023E		—	3.3	10	μA	2.0	Comparator Current <sup>(1)</sup>
		_	6.1	13	μA	3.0	
		_	11.5	24	μA	5.0	
D024E		_	58	70	μA	2.0	CVREF Current <sup>(1)</sup>
		_	85	100	μA	3.0	
		_	138	165	μA	5.0	
D025E		_	4.0	10	μA	2.0	T1 Osc Current <sup>(1)</sup>
		_	4.6	12	μA	3.0	
		—	6.0	20	μA	5.0	
D026E		_	0.0012	6.0	μA	3.0	A/D Current <sup>(1)</sup>
		—	0.0022	8.5	μA	5.0	

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.


#### DC Characteristics: PIC16F630/676-I (Industrial), PIC16F630/676-E (Extended) 12.7 (Cont.)

DC CHAR	$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$						
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Capacitive Loading Specs on Output Pins					
D100	Cosc2	OSC2 pin	_	—	15*	pF	In XT, HS and LP modes when external clock is used to drive OSC1
D101	Сю	All I/O pins	_	_	50*	pF	
		Data EEPROM Memory					
D120	ED	Byte Endurance	100K	1M	—	E/W	$-40^{\circ}C \leq TA \leq +85^{\circ}C$
D120A	ED	Byte Endurance	10K	100K	—	E/W	$+85^{\circ}C \leq TA \leq +125^{\circ}C$
D121	Vdrw	VDD for Read/Write	VMIN	_	5.5	V	Using EECON to read/write VMIN = Minimum operating voltage
D122	TDEW	Erase/Write cycle time	_	5	6	ms	
D123	Tretd	Characteristic Retention	40	—	_	Year	Provided no other specifications are violated
D124	TREF	Number of Total Erase/Write Cycles before Refresh <sup>(1)</sup>	1M	10M	—	E/W	$-40^\circ C \le T \texttt{A} \le +85^\circ C$
		Program Flash Memory					
D130	Eр	Cell Endurance	10K	100K	—	E/W	$-40^\circ C \le T A \le +85^\circ C$
D130A	ED	Cell Endurance	1K	10K	—	E/W	$+85^{\circ}C \leq TA \leq +125^{\circ}C$
D131	Vpr	VDD for Read	VMIN	—	5.5	V	VMIN = Minimum operating voltage
D132	VPEW	VDD for Erase/Write	4.5	_	5.5	V	
D133	TPEW	Erase/Write cycle time	_	2	2.5	ms	
D134	Tretd	Characteristic Retention	40	—	_	Year	Provided no other specifications are violated

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: See Section 8.5.1 for additional information.





SLEEP instruction to be executed.

Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
130	Tad	A/D Clock Period	1.6	—	_	μS	Tosc based, VREF $\geq$ 3.0V
			3.0*	_	—	μS	Tosc based, VREF full range
130	Tad	A/D Internal RC Oscillator Period	3.0*	6.0	9.0*	μs	ADCS<1:0> = 11 (RC mode) At VDD = 2.5V
			2.0*	4.0	6.0*	μS	At VDD = 5.0V
131	TCNV	Conversion Time (not including Acquisition Time) <sup>(1)</sup>	_	11	—	Tad	Set GO bit to new data in A/D result register
132	TACQ	Acquisition Time	(Note 2)	11.5	—	μS	
			5*	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 4.1 mV @ 4.096V) from the last sampled volt- age (as stored on CHOLD).
134	TGO	Q4 to A/D Clock Start	_	Tosc/2	—	_	If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** ADRES register may be read on the following TCY cycle.

**2:** See Table 7-1 for minimum conditions.

NOTES:

NOTES: