E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	12
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	64 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	14-SOIC (0.154", 3.90mm Width)
Supplier Device Package	14-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f630t-i-sl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.0 MEMORY ORGANIZATION

2.1 Program Memory Organization

The PIC16F630/676 devices have a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 1K x 14 (0000h-03FFh) for the PIC16F630/676 devices is physically implemented. Accessing a location above these boundaries will cause a wrap around within the first 1K x 14 space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 2-1).





2.2 Data Memory Organization

The data memory (see Figure 2-2) is partitioned into two banks, which contain the General Purpose Registers and the Special Function Registers. The Special Function Registers are located in the first 32 locations of each bank. Register locations 20h-5Fh are General Purpose Registers, implemented as static RAM and are mapped across both banks. All other RAM is unimplemented and returns '0' when read. RP0 (STATUS<5>) is the bank select bit.

- RP0 = 0 Bank 0 is selected
- RP0 = 1 Bank 1 is selected
- Note: The IRP and RP1 bits STATUS<7:6> are reserved and should always be maintained as '0's.
- 2.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 64 x 8 in the PIC16F630/676 devices. Each register is accessed, either directly or indirectly, through the File Select Register FSR (see Section 2.4 "Indirect Addressing, INDF and FSR Registers").

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (see Table 2-1). These registers are static RAM.

The special registers can be classified into two sets: core and peripheral. The Special Function Registers associated with the "core" are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

FIGURE 2-2: DATA MEMORY MAP OF THE PIC16F630/676

,	File ddress				
Indirect addr. ⁽¹⁾	00h	Indirect addr. ⁽¹⁾	80h		
TMR0	01h	OPTION REG	81h		
PCL	02h	PCL	82h		
STATUS	03h	STATUS	83h		
FSR	04h	FSR	84h		
PORTA	05h	TRISA	85h		
	06h		86h		
PORTC	07h	TRISC	87h		
	08h	-	88h		
	09h	-	89h		
PCLATH	0Ah	PCLATH	8Ah		
INTCON	0Bh	INTCON	8Bh		
PIR1	0Ch	PIE1	8Ch		
	0Dh		8Dh		
TMR1L	0Eh	PCON	8Eh		
TMR1H	0Fh		8Fh		
T1CON	10h	OSCCAL	90h		
	11h	ANSEI (2)	91h		
	12h		92h		
	13h		93h		
	14h		94h		
	15h	WPUA	95h		
	16h	IOCA	96h		
	17h		97h		
	18h		98h		
CMCON	19h	VRCON	99h		
	1Ah	EEDAT	9Ah		
	1Bh	EEADR	9Bh		
	1Ch	EECON1	9Ch		
	1Dh	EECON2 ⁽¹⁾	9Dh		
ADRESH ⁽²⁾	1Eh	ADRESL ⁽²⁾	9Eh		
ADCON0 ⁽²⁾	1Fh	ADCON1 ⁽²⁾	9Fh		
	20h		A0h		
General Purpose Registers		accesses 20h-5Fh			
64 Bytes					
	5Fh		DFh		
	60h		E0h		
	7Fh		FFh		
Bank 0 Bank 1					
 Unimplemented data memory locations, read as '0'. 1: Not a physical register. 2: PIC16E676 only. 					
,					

3.0 PORTS A AND C

There are as many as twelve general purpose I/O pins available. Depending on which peripherals are enabled, some or all of the pins may not be available as general purpose I/O. In general, when a peripheral is enabled, the associated pin may not be used as a general purpose I/O pin.

Note:	Additional information on I/O ports may be
	found in the PIC [®] Mid-Range Reference
	Manual, (DS33023)

3.1 PORTA and the TRISA Registers

PORTA is an 6-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin). The exception is RA3, which is input only and its TRIS bit will always read as '1'. Example 3-1 shows how to initialize PORTA.

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch. RA3 reads '0' when MCLREN = 1.

The TRISA register controls the direction of the PORTA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA

register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

Note:	The ANSEL (91h) and CMCON (19h)
	registers must be initialized to configure an
	analog channel as a digital input. Pins
	configured as analog inputs will read '0'.
	The ANSEL register is defined for the
	PIC16F676.

EXAMPLE 3-1: INITIALIZING PORTA

BCF	STATUS, RPO	;Bank 0
CLRF	PORTA	;Init PORTA
MOVLW	05h	;Set RA<2:0> to
MOVWF	CMCON	;digital I/O
BSF	STATUS, RPO	;Bank 1
CLRF	ANSEL	;digital I/O
MOVLW	0Ch	;Set RA<3:2> as inputs
MOVWF	TRISA	;and set RA<5:4,1:0>
		;as outputs
BCF	STATUS, RPO	;Bank 0

3.2 Additional Pin Functions

Every PORTA pin on the PIC16F630/676 has an interrupt-on-change option and every PORTA pin, except RA3, has a weak pull-up option. The next two sections describe these functions.

3.2.1 WEAK PULL-UP

Each of the PORTA pins, except RA3, has an individually configurable weak internal pull-up. Control bits WPUAx enable or disable each pull-up. Refer to Register 3-3. Each weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset by the RAPU bit (OPTION<7>).

U-0 R/W-x R/W-x R/W-x U-0 R/W-x R/W-x R/W-x RA5 RA4 RA3 RA2 RA1 RA0 bit 7 bit 0

PORTA — PORTA REGISTER (ADDRESS: 05h)

bit 7-6: Unimplemented: Read as '0'

bit 5-0: **PORTA<5:0>**: PORTA I/O pin bits

1 = Port pin is >VIH

0 = Port pin is <VIL

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 3-1:

3.2.3 PIN DESCRIPTIONS AND DIAGRAMS

Each PORTA pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the comparator or the A/D, refer to the appropriate section in this Data Sheet.

3.2.3.1 RA0/AN0/CIN+

Figure 3-1 shows the diagram for this pin. The RA0 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the A/D (PIC16F676 only)
- · an analog input to the comparator

3.2.3.2 RA1/AN1/CIN-/VREF

Figure 3-1 shows the diagram for this pin. The RA1 pin is configurable to function as one of the following:

- as a general purpose I/O
- an analog input for the A/D (PIC16F676 only)
- an analog input to the comparator
- a voltage reference input for the A/D (PIC16F676 only)

FIGURE 3-1: BLOCK DIAGRAM OF RA0 AND RA1 PINS



3.2.3.5 RA4/AN3/T1G/OSC2/CLKOUT

Figure 3-4 shows the diagram for this pin. The RA4 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the A/D (PIC16F676 only)
- · a TMR1 gate input
- a crystal/resonator connection
- · a clock output

FIGURE 3-4: BLOCK DIAGRAM OF RA4



3.2.3.6 RA5/T1CKI/OSC1/CLKIN

Figure 3-5 shows the diagram for this pin. The RA5 pin is configurable to function as one of the following:

- a general purpose I/O
- · a TMR1 clock input
- a crystal/resonator connection
- · a clock input



5: BLOCK DIAGRAM OF RA5



4.4 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer. For simplicity, this counter will be referred to as "prescaler" throughout this Data Sheet. The prescaler assignment is controlled in software by the control bit PSA (OPTION_REG<3>). Clearing the PSA bit will assign the prescaler to Timer0. Prescale values are selectable via the PS2:PS0 bits (OPTION_REG<2:0>).

The prescaler is not readable or writable. When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x...etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer.

4.4.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on the fly" during program execution). To avoid an unintended device Reset, the following instruction sequence (Example 4-1) must be executed when changing the prescaler assignment from Timer0 to WDT.

EXAMPLE 4-1: CHANGING PRESCALER (TIMER0→WDT)

BCF	STATUS, RPO	;Bank 0
CLRWDT		;Clear WDT
CLRF	TMR0	;Clear TMR0 and
		; prescaler
BSF	STATUS, RPO	;Bank 1
MOVLW	b'00101111'	;Required if desired
MOVWF	OPTION_REG	; PS2:PS0 is
CLRWDT		; 000 or 001
		;
MOVLW	b'00101xxx'	;Set postscaler to
MOVWF	OPTION_REG	; desired WDT rate
BCF	STATUS, RPO	;Bank 0

To change prescaler from the WDT to the TMR0 module, use the sequence shown in Example 4-2. This precaution must be taken even if the WDT is disabled.

EXAMPLE 4-2: CHANGING PRESCALER (WDT→TIMER0)

CLRWDT		;Clear WDT and
BSF	STATUS, RPO	; postscaler ;Bank 1
MOVLW	b'xxxx0xxx'	;Select TMR0, ; prescale, and ; clock source
MOVWF BCF	OPTION_REG STATUS,RP0	; ;Bank O

TABLE 4-1:REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Value on all other Resets
01h	TMR0	Timer0 M	Timer0 Module Register							XXXX XXXX	uuuu uuuu
0Bh/8Bh	INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF	0000 0000	0000 000u
81h	OPTION_REG	RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA			TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111

Legend: -= Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the Timer0 module.

NOTES:

6.2 Comparator Configuration

There are eight modes of operation for the comparator. The CMCON register, shown in Register 6-1, is used to select the mode. Figure 6-2 shows the eight possible modes. The TRISA register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output

FIGURE 6-2: COMPARATOR I/O OPERATING MODES

level may not be valid for a specified period of time. Refer to the specifications in **Section 12.0 "Electri**cal Specifications".

Note: Comparator interrupts should be disabled during a Comparator mode change. Otherwise, a false interrupt may occur.



6.5 Comparator Reference

The comparator module also allows the selection of an internally generated voltage reference for one of the comparator inputs. The internal reference signal is used for four of the eight Comparator modes. The VRCON register, Register 6-2, controls the voltage reference module shown in Figure 6-5.

6.5.1 CONFIGURING THE VOLTAGE REFERENCE

The voltage reference can output 32 distinct voltage levels, 16 in a high range and 16 in a low range.

The following equations determine the output voltages:

$VRR = 1$ (low range): $CVREF = (VR3: VR0 / 24) \times VDD$
VRR = 0 (high range): $CVREF = (VDD / 4) + (VR3:VR0 x)$
VDD / 32)

6.5.2 VOLTAGE REFERENCE ACCURACY/ERROR

The full range of VSS to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 6-5) keep CVREF from approaching VSS or VDD. The Voltage Reference is VDD derived and therefore, the CVREF output changes with fluctuations in VDD. The tested absolute accuracy of the Comparator Voltage Reference can be found in **Section 12.0 "Electrical Specifications"**.





6.6 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output is ensured to have a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (Table 12-7).

6.7 Operation During Sleep

Both the comparator and voltage reference, if enabled before entering Sleep mode, remain active during Sleep. This results in higher Sleep currents than shown in the power-down specifications. The additional current consumed by the comparator and the voltage reference is shown separately in the specifications. To minimize power consumption while in Sleep mode, turn off the comparator, CM2:CM0 = 111, and voltage reference, VRCON<7> = 0. While the comparator is enabled during Sleep, an interrupt will wake-up the device. If the device wakes up from Sleep, the contents of the CMCON and VRCON registers are not affected.

6.8 Effects of a Reset

A device Reset forces the CMCON and VRCON registers to their Reset states. This forces the comparator module to be in the Comparator Reset mode, CM2:CM0 = 000 and the voltage reference to its off state. Thus, all potential inputs are analog inputs with the comparator and voltage reference disabled to consume the smallest current possible.

REGISTER 7-3:	ANSEL—ANALOG SELECT REGISTER (ADRESS: 91h) (PIC16F676 ONLY)
---------------	---

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ANS7 | ANS6 | ANS5 | ANS4 | ANS3 | ANS2 | ANS1 | ANS0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0: **ANS<7:0>**: Analog Select between analog or digital function on pins AN<7:0>, respectively. 1 = Analog input. Pin is assigned as analog input.⁽¹⁾

0 = Digital I/O. Pin is assigned to port or special function.

Note 1: Setting a pin to an analog input automatically disables the digital input circuitry, weak pull-ups, and interrupt-on-change if available. The corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

9.4.1 RA2/INT INTERRUPT

External interrupt on RA2/INT pin is edge-triggered; either rising if INTEDG bit (OPTION<6>) is set, or falling, if INTEDG bit is clear. When a valid edge appears on the RA2/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing the INTE control bit (INTCON<4>). The INTF bit must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The RA2/INT interrupt can wake-up the processor from Sleep if the INTE bit was set prior to going into Sleep. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up. See **Section 9.7 "Power-Down Mode (Sleep)"** for details on Sleep and Figure 9-13 for timing of wake-up from Sleep through RA2/INT interrupt.

Note: The ANSEL (91h) and CMCON (19h) registers must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'. The ANSEL register is defined for the PIC16F676.

9.4.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set the T0IF (INTCON<2>) bit. The interrupt can be enabled/disabled by setting/clearing T0IE (INTCON<5>) bit. For operation of the Timer0 module, see **Section 4.0 "Timer0 Module"**.

9.4.3 PORTA INTERRUPT

An input change on PORTA change sets the RAIF (INTCON<0>) bit. The interrupt can be enabled/ disabled by setting/clearing the RAIE (INTCON<3>) bit. Plus individual pins can be configured through the IOCA register.

Note:	If a change on the I/O pin should occur
	when the read operation is being executed
	(start of the Q2 cycle), then the RAIF inter-
	rupt flag may not get set.

9.4.4 COMPARATOR INTERRUPT

See **Section 6.9 "Comparator Interrupts"** for description of comparator interrupt.

9.4.5 A/D CONVERTER INTERRUPT

After a conversion is complete, the ADIF flag (PIR<6>) is set. The interrupt can be enabled/disabled by setting or clearing ADIE (PIE<6>).

See Section 7.0 "Analog-to-Digital Converter (A/D) Module (PIC16F676 only)" for operation of the A/D converter interrupt.



FIGURE 9-11: INT PIN INTERRUPT TIMING

4: For minimum width of INT pulse, refer to AC specs.

3: CLKOUT is available only in RC Oscillator mode.

5: INTF is enabled to be set any time during the Q4-Q1 cycles.

10.2 Instruction Descriptions

ADDLW	Add Literal and W
Syntax:	[<i>label</i>] ADDLW k
Operands:	$0 \leq k \leq 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

ADDWF	Add W and f
Syntax:	[/abe/] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

BCF	Bit Clear f
Syntax:	[<i>label</i>] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

BSF	Bit Set f
Syntax:	[<i>label</i>] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDLW	AND Literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

BTFSS	Bit Test f, Skip if Set
Syntax:	[<i>label</i>] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

ANDWF	AND W with f
Syntax:	[<i>label</i>] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

BTFSC	Bit Test, Skip if Clear
Syntax:	[<i>label</i>] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.

MOVF	Move f
Syntax:	[<i>label</i>] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register f are moved to a destination dependant upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. d = 1 is useful to test a file register, since status flag Z is affected.

NOP	No Operation
Syntax:	[<i>label</i>] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

MOVLW	Move Literal to W
Syntax:	[<i>label</i>] MOVLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.

RETFIE	Return from Interrupt
Syntax:	[label] RETFIE
Operands:	None
Operation:	$TOS \rightarrow PC$, 1 $\rightarrow GIE$
Status Affected:	None

MOVWF	Move W to f
Syntax:	[<i>label</i>] MOVWF f
Operands:	$0 \leq f \leq 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.

RETLW	Return with Literal in W
Syntax:	[<i>label</i>] RETLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W);$ TOS $\rightarrow PC$
Status Affected:	None
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.

12.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings†

Ambient temperature under bias	40 to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3 to +6.5V
Voltage on MCLR with respect to Vss	0.3 to +13.5V
Voltage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)
Total power dissipation ⁽¹⁾	800 mW
Maximum current out of Vss pin	
Maximum current into VDD pin	
Input clamp current, Iικ (VI < 0 or VI > VDD)	± 20 mA
Output clamp current, Iок (Vo < 0 or Vo >VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA and PORTC (combined)	
Maximum current sourced PORTA and PORTC (combined)	

Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD - Σ IOH} + Σ {(VDD-VOH) x IOH} + Σ (VOI x IOL).

† NOTICE: Stresses above those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note: Voltage spikes below Vss at the $\overline{\text{MCLR}}$ pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the $\overline{\text{MCLR}}$ pin, rather than pulling this pin directly to Vss.

FIGURE 12-3: PIC16F676 WITH A/D ENABLED VOLTAGE-FREQUENCY GRAPH, 0°C \leq Ta \leq +125°C





14.0 PACKAGING INFORMATION

14.1 Package Marking Information



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	In the eve be carried characters	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

14.2 Package Details

The following sections give the technical details of the packages.

14-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensio	on Limits	MIN	NOM	MAX
Number of Pins	Ν		14	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	Е	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.735	.750	.775
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	_	.430

Notes:

- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-005B

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A

This is a new data sheet.

Revision B

Added characterization graphs.

Updated specifications.

Added notes to indicate Microchip programmers maintain all calibration bits to factory settings and the PIC16F676 ANSEL register must be initialized to configure pins as digital I/O.

Revision C

Revision D

Updated Package Drawings; Replaced PICmicro with PIC.

Revision E (03/2007)

Replaced Package Drawings (Rev. AM); Replaced Development Support Section.

Revision F (05/2010)

Replaced Package Drawings (Rev. BD); Replaced Development Support Section.

APPENDIX B: DEVICE DIFFERENCES

The differences between the PIC16F630/676 devices listed in this data sheet are shown in Table B-1.

TABLE B-1: DEVICE DIFFERENCES

Feature	PIC16F630	PIC16F676
A/D	No	Yes

	77
IORWF	77
MOVF	/ð 78
MOVEN	78
NOP	78
RETFIE	78
RETLW	78
RETURN	79
RRF	79 79
SLEEP	79
SUBLW	79
SUBWF	79
SWAPF	80
XORLW	80
AURWF	00 74
Internal 4 MHz Oscillator	
Internal Sampling Switch (Rss) Impedance	49
Internet Address	. 129
Interrupts	65
A/D Converter	67
Comparator	67 68
PORTA	00 67
RA2/INT	67
Summary of Registers	68
TMR0	67
М	
MCLR	60
Memory Organization	
Data EEPROM Memory	51
Microchip Internet Web Site	. 129
Microchip Internet Web Site	. 129 . 124 . 82
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software	
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software . MPLAB PM3 Device Programmer.	
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software . MPLAB PM3 Device Programmer MPLAB REAL ICE In-Circuit Emulator System	
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software . MPLAB PM3 Device Programmer MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian	81 .129 .124 82 81 81 84 83 82
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software . MPLAB PM3 Device Programmer MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian O	81 .129 82 81 84 83 83
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software . MPLAB PM3 Device Programmer MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions	
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software . MPLAB PM3 Device Programmer. MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations	31 .129 .124 82 81 83 83 82 73 57
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software . MPLAB PM3 Device Programmer. MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST)	
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software . MPLAB PM3 Device Programmer. MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST)	
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software . MPLAB PM3 Device Programmer. MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST) P Packaging	
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software - MPLAB PM3 Device Programmer. MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST) P Packaging Details	
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software - MPLAB PM3 Device Programmer. MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian MPLINK Object Linker/MPLIB Object Librarian OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST) P Packaging Details Marking	
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software . MPLAB PM3 Device Programmer. MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST) P Packaging Details Marking PCL and PCLATH Computed COTO	
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software . MPLAB PM3 Device Programmer. MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST) P Packaging Details Marking PCL and PCLATH Computed GOTO Stack	
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software . MPLAB PM3 Device Programmer. MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST) P Packaging Details Marking PCL and PCLATH Computed GOTO Stack Pinout Descriptions	
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software . MPLAB PM3 Device Programmer. MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions. Oscillator Configurations Oscillator Start-up Timer (OST) P Packaging Details Marking PCL and PCLATH Computed GOTO Stack. Pinout Descriptions PIC16F630.	
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software . MPLAB PM3 Device Programmer. MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST) P Packaging Details Marking PCL and PCLATH Computed GOTO Stack Pinout Descriptions PIC16F630 PIC16F676	
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software . MPLAB PM3 Device Programmer MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST) P Packaging Details Marking PCL and PCLATH Computed GOTO Stack Pinout Descriptions PIC16F630 PIC16F676 PORTA	
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software . MPLAB PM3 Device Programmer MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST) P Packaging Details Marking PCL and PCLATH Computed GOTO Stack Pinout Descriptions PIC16F630 PIC16F676 PORTA Additional Pin Functions	
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software · MPLAB PM3 Device Programmer MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST) P Packaging Details Marking PCL and PCLATH Computed GOTO Stack Pinout Descriptions PIC16F630 PIC16F676 PORTA Additional Pin Functions Interrupt-on-Change Weak Pull-up	
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software - MPLAB PM3 Device Programmer MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST) P Packaging Details Marking PCL and PCLATH Computed GOTO Stack Pinout Descriptions PIC16F630 PIC16F676 PORTA Additional Pin Functions Interrupt-on-Change Weak Pull-up. Associated Reoisters	
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software - MPLAB PM3 Device Programmer. MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST) P Packaging Details Marking PCL and PCLATH Computed GOTO Stack Pinout Descriptions PIC16F630 PIC16F676 PORTA Additional Pin Functions Interrupt-on-Change Weak Pull-up Associated Registers Pin Descriptions and Diagrams	
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software - MPLAB PM3 Device Programmer. MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST) P Packaging Details Marking PCL and PCLATH Computed GOTO Stack Pinout Descriptions PIC16F630 PIC16F676 PORTA Additional Pin Functions Interrupt-on-Change Weak Pull-up Associated Registers Pin Descriptions and Diagrams PORTA and TRISIO Registers.	
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software . MPLAB PM3 Device Programmer. MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions. Oscillator Configurations Oscillator Start-up Timer (OST) P Packaging Details Marking PCL and PCLATH. Computed GOTO Stack Pinout Descriptions PIC16F630 PIC16F676 PORTA Additional Pin Functions Interrupt-on-Change Weak Pull-up Associated Registers Pin Descriptions and Diagrams. PORTA and TRISIO Registers. PORTC.	
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software . MPLAB PM3 Device Programmer. MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST) P Packaging Details Marking PCL and PCLATH Computed GOTO Stack Pinout Descriptions PIC16F630 PIC16F676 PORTA Additional Pin Functions Interrupt-on-Change Weak Pull-up Associated Registers Pin Descriptions and Diagrams PORTA and TRISIO Registers PORTC Associated Registers PORTC Associated Registers	
Microchip Internet Web Site Migrating from other PICmicro Devices MPLAB ASM30 Assembler, Linker, Librarian MPLAB Integrated Development Environment Software . MPLAB PM3 Device Programmer. MPLAB REAL ICE In-Circuit Emulator System MPLINK Object Linker/MPLIB Object Librarian O OPCODE Field Descriptions Oscillator Configurations Oscillator Start-up Timer (OST) P Packaging Details Marking PCL and PCLATH Computed GOTO Stack Pinout Descriptions PIC16F630 PIC16F676 PORTA Additional Pin Functions Interrupt-on-Change Weak Pull-up Associated Registers Pin Descriptions and Diagrams PORTA and TRISIO Registers PORTC Associated Registers PORTC Associated Registers PORTC Associated Registers PORTC Associated Registers PORTC Associated Registers PORTC Associated Registers PORTC Associated Registers PORTC Associated Registers PORTC PORTA	

	00
Power-up Timer (PWRT)	60
Prescaler	33
Switching Prescaler Assignment	33
Program Memory Organization	. 9
Programming, Device Instructions	73
R	
	-0
RC Oscillator	20
Reader Response	30
READ-MODIFY-WRITE OPERATIONS	73
Registers	
ADCON0 (A/D Control)	47
ADCON1	47
CMCON (Comparator Control)	39
CONFIG (Configuration Word)	56
EEADR (EEPROM Address)	51
EECON1 (EEPROM Control)	52
EEDAT (EEPROM Data)	51
INTCON (Interrupt Control)	15
IOCA (Interrupt-on-Change PORTA)	23
Mane	20
	10
	10
	10
OPTION_REG (Option)	32
OSCCAL (Oscillator Calibration)	18
PCON (Power Control)	18
PIE1 (Peripheral Interrupt Enable 1)	16
PIR1 (Peripheral Interrupt 1)	17
PORTC	29
STATUS	13
T1CON (Timer1 Control)	36
TRISC	29
VRCON (Voltage Reference Control)	44
WPUA (Weak Pull-up PORTA)	22
···· •·· (··•••·· •·· •·· ··· ·)······	
RESET	59
RESET Revision History 1	59 23
RESET1 Revision History	59 23
RESET Revision History 1 S	59 23
RESET Revision History	59 23 83
RESET1 Revision History	59 23 83 55
RESET	59 23 83 55 10
RESET	59 23 83 55 10
RESET	59 23 83 55 10
RESET	59 23 83 55 10 61
RESET	59 23 83 55 10 61 31
RESET	 59 23 83 55 10 61 31 33
RESET	59 23 83 55 10 61 31 33 32
RESET	 59 23 83 55 10 61 31 32 31
RESET	 59 23 83 55 10 61 31 32 31 31
RESET	 59 23 83 55 10 61 31 32 31 32
RESET	 59 23 83 55 10 61 31 32 31 31 32
RESET	 59 23 83 55 10 61 31 32 31 32 37
RESET	 59 23 83 55 10 61 31 32 31 32 31 32 37 37
RESET	 59 23 83 55 10 61 31 32 31 32 31 32 37 37 37 37
RESET	 59 23 83 55 10 61 31 32 31 32 31 32 37 37 37 35
RESET	59 23 83 55 10 61 31 33 31 31 32 31 37 37 35 35
RESET	59 23 83 55 10 61 31 32 31 32 37 37 35 35 37 37 35 37
RESET	59 23 83 55 10 61 31 32 31 32 37 37 35 37 37 35 37 37
RESET	-59 3 553 83 555 10 61 31 32 31 32 31 37 37 355 37 37 35 37 35 37 35
RESET	
RESET	-59 3 557 10 61 31 32 31 33 321 37 375 355 37 37 355 37 355 37 355 37 355 37 355
RESET	
RESET	59 33 55 10 61 33 31 32 31 32 37 35 37 35 37 35 37 35 37 35 37 35 37 35 37 35 36 37 36 37 37 37 36 37
RESET	-59 83 510 61 33 31 32 31 32 31 32 37 35 37 35 37 35 37 35 37 35 37 35 37 35 37 35 37 35 36 37
RESET	593 83 5510 61 333 31 32 31 32 31 32 37 35 37 35 37 35 37 35 37 35 37 35 37 35 37 35 36 98 96 67
RESET	-59 83 510 61 33 31 32 31 32 37 35 37 35 37 35 37 35 37 35 37 35 37 35 36 67 04
RESET	-593 83 5510 61 333 31 32 3133 37 355 98 67 04 05