



Welcome to [E-XFL.COM](https://www.e-fl.com)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e500
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	667MHz
Co-Processors/DSP	Signal Processing; SPE, Security; SEC
RAM Controllers	DDR, DDR2, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	-
USB	-
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	<a href="https://www.e-fl.com/product-detail/nxp-semiconductors/mpc8544edvtalf">https://www.e-fl.com/product-detail/nxp-semiconductors/mpc8544edvtalf</a>

**Table 25. DC Receiver Electrical Characteristics (continued)**

Parameter		Symbol	Min	Typ	Max	Unit	Notes
Input differential voltage	LSTS = 0	$V_{RX\_diffpp}$	100	—	1200	mV	2, 4
	LSTS = 1		175	—			
Loss of signal threshold	LSTS = 0	$V_{Ios}$	30	—	100	mV	3, 4
	LSTS = 1		65	—	175		
Input AC common mode voltage		$V_{cm\_acpp}$	—	—	100	mV	5.
Receiver differential input impedance		$Z_{rx\_diff}$	80	—	120	$\Omega$	—
Receiver common mode input impedance		$Z_{rx\_cm}$	20	—	35	$\Omega$	—
Common mode input voltage		Vcm	xcorevss	—	xcorevss	V	6

**Notes:**

1. Input must be externally AC-coupled.
2.  $V_{RX\_DIFFp-p}$  is also referred to as peak-to-peak input differential voltage
3. The concept of this parameter is equivalent to the electrical idle detect threshold parameter in PCI Express. Refer to [Section 17.4.3, "Differential Receiver \(RX\) Input Specifications,"](#) for further explanation.
4. The LSTS shown in this table refers to the LSTSCD bit field of MPC8544E SerDes 2 control register 1.
5.  $V_{CM\_ACp-p}$  is also referred to as peak-to-peak AC common mode voltage.
6. On-chip termination to SGND\_SRDS2 (xcorevss).

## 8.4 SGMII AC Timing Specifications

This section describes the SGMII transmit and receive AC timing specifications. Transmitter and receiver characteristics are measured at the transmitter outputs ( $SD2\_TX[n]$  and  $\overline{SD2\_TX}[n]$ ) or at the receiver inputs ( $SD2\_RX[n]$  and  $\overline{SD2\_RX}[n]$ ) as depicted in [Figure 10](#), respectively.

### 8.4.1 SGMII Transmit AC Timing Specifications

[Table 26](#) provides the SGMII transmit AC timing targets. A source synchronous clock is not provided.

**Table 26. SGMII Transmit AC Timing Specifications**

At recommended operating conditions with  $XVDD\_SRDS2 = 1.0\text{ V} \pm 5\%$ .

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Deterministic jitter	$J_D$	—	—	0.17	UI p-p	—
Total jitter	$J_T$	—	—	0.35	UI p-p	—
Unit interval	$U_I$	799.92	800	800.08	ps	2
$V_{OD}$ fall time (80%–20%)	$t_{fall}$	50	—	120	ps	—
$V_{OD}$ rise time (20%–80%)	$t_{rise}$	50	—	120	ps	—

**Notes;**

1. Source synchronous clock is not supported.
2. Each UI value is  $800\text{ ps} \pm 100\text{ ppm}$ .

## 8.7.1 TBI Transmit AC Timing Specifications

Table 34 provides the TBI transmit AC timing specifications.

**Table 34. TBI Transmit AC Timing Specifications**


At recommended operating conditions with L/TVDD of 3.3 V ± 5% or 2.5 V ± 5%

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit	Notes
GTX_CLK clock period	$t_{GTX}$	—	8.0	—	ns	—
GTX_CLK to TCG[9:0] delay time	$t_{TTKHDV}$	0.2	—	5.0	ns	2
GTX_CLK rise (20%–80%)	$t_{TTXR}$	—	—	1.0	ns	—
GTX_CLK fall time (80%–20%)	$t_{TTXF}$	—	—	1.0	ns	—

**Notes:**

- The symbols used for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)\ (reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{TTKHDV}$  symbolizes the TBI transmit timing (TT) with respect to the time from  $t_{TTX}$  (K) going high (H) until the referenced data signals (D) reach the valid state (V) or setup time. Also,  $t_{TTKHDV}$  symbolizes the TBI transmit timing (TT) with respect to the time from  $t_{TTX}$  (K) going high (H) until the referenced data signals (D) reach the invalid state (X) or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of  $t_{TTX}$  represents the TBI (T) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- Data valid  $t_{TTKHDV}$  to GTX\_CLK Min setup time is a function of clock period and max hold time (Min setup = cycle time – Max delay).

Figure 19 shows the TBI transmit AC timing diagram.



**Figure 19. TBI Transmit AC Timing Diagram**

## 8.7.2 TBI Receive AC Timing Specifications

Table 35 provides the TBI receive AC timing specifications.

**Table 35. TBI Receive AC Timing Specifications**

At recommended operating conditions with L/TVDD of 3.3 V ± 5% or 2.5 V ± 5%.


Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit	Notes
PMA_RX_CLK[0:1] clock period	$t_{TRX}$	—	16.0	—	ns	—
PMA_RX_CLK[0:1] skew	$t_{SKTRX}$	7.5	—	8.5	ns	—

A summary of the single-clock TBI mode AC specifications for receive appears in [Table 36](#).

**Table 36. TBI Single-Clock Mode Receive AC Timing Specification**

Parameter/Condition	Symbol	Min	Typ	Max	Unit	Notes
RX_CLK clock period	$t_{TRR}$	7.5	8.0	8.5	ns	—
RX_CLK duty cycle	$t_{TRRH}$	40	50	60	%	—
RX_CLK peak-to-peak jitter	$t_{TRRJ}$	—	—	250	ps	—
Rise time RX_CLK (20%–80%)	$t_{TRRR}$	—	—	1.0	ns	—
Fall time RX_CLK (80%–20%)	$t_{TRRF}$	—	—	1.0	ns	—
RCG[9:0] setup time to RX_CLK rising edge	$t_{TRRDV}$	2.0	—	—	ns	—
RCG[9:0] hold time to RX_CLK rising edge	$t_{TRRDx}$	1.0	—	—	ns	—

A timing diagram for TBI receive appears in [Figure 21](#).



**Figure 21. TBI Single-Clock Mode Receive AC Timing Diagram**

### 8.7.4 RGMII and RTBI AC Timing Specifications

[Table 37](#) presents the RGMII and RTBI AC timing specifications.

**Table 37. RGMII and RTBI AC Timing Specifications**

At recommended operating conditions with  $L/TV_{DD}$  of  $2.5\text{ V} \pm 5\%$ .

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit	Notes
Data to clock output skew (at transmitter)	$t_{SKRGT\_TX}$	-500	0	500	ps	5
Data to clock input skew (at receiver)	$t_{SKRGT\_RX}$	1.0	—	2.8	ns	2
Clock period duration	$t_{RGT}$	7.2	8.0	8.8	ns	3
Duty cycle for 10BASE-T and 100BASE-TX	$t_{RGTH}/t_{RGT}$	40	50	60	%	3, 4
Rise time (20%–80%)	$t_{RGTR}$	—	—	0.75	ns	—

## 8.7.5 RMII AC Timing Specifications

This section describes the RMII transmit and receive AC timing specifications.

### 8.7.5.1 RMII Transmit AC Timing Specifications

The RMII transmit AC timing specifications are in [Table 38](#).

**Table 38. RMII Transmit AC Timing Specifications**


At recommended operating conditions with L/TV<sub>DD</sub> of 3.3 V ± 5% or 2.5 V ± 5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit	Notes
REF_CLK clock period	$t_{RMT}$	15.0	20.0	25.0	ns	—
REF_CLK duty cycle	$t_{RMTH}$	35	50	65	%	—
REF_CLK peak-to-peak jitter	$t_{RMTJ}$	—	—	250	ps	—
Rise time REF_CLK (20%–80%)	$t_{RMTR}$	1.0	—	2.0	ns	—
Fall time REF_CLK (80%–20%)	$t_{RMTF}$	1.0	—	2.0	ns	—
REF_CLK to RMII data TXD[1:0], TX_EN delay	$t_{RMTDX}$	1.0	—	10.0	ns	—

**Note:**

- The symbols used for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{MTKHDX}$  symbolizes MII transmit timing (MT) for the time  $t_{MTX}$  clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of  $t_{MTX}$  represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 23 shows the RMII transmit AC timing diagram.



**Figure 23. RMII Transmit AC Timing Diagram**

### 8.7.5.2 RMII Receive AC Timing Specifications

Table 39 shows the RMII receive AC timing specifications.

**Table 39. RMII Receive AC Timing Specifications**


At recommended operating conditions with  $L/TV_{DD}$  of  $3.3\text{ V} \pm 5\%$  or  $2.5\text{ V} \pm 5\%$ .

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit	Notes
REF_CLK clock period	$t_{RMR}$	15.0	20.0	25.0	ns	—
REF_CLK duty cycle	$t_{RMRH}$	35	50	65	%	—
REF_CLK peak-to-peak jitter	$t_{RMRJ}$	—	—	250	ps	—
Rise time REF_CLK (20%–80%)	$t_{RMRR}$	1.0	—	2.0	ns	—
Fall time REF_CLK (80%–20%)	$t_{RMRF}$	1.0	—	2.0	ns	—
RXD[1:0], CRS_DV, RX_ER setup time to REF_CLK rising edge	$t_{RMRDV}$	4.0	—	—	ns	—
RXD[1:0], CRS_DV, RX_ER hold time to REF_CLK rising edge	$t_{RMRDX}$	2.0	—	—	ns	—

**Note:**


- The symbols used for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{MRDVKH}$  symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the  $t_{MRX}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{MRDXKL}$  symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the  $t_{MRX}$  clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of  $t_{MRX}$  represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 24 provides the AC test load for eTSEC.



**Figure 24. eTSEC AC Test Load**

Figure 25 shows the RMII receive AC timing diagram.



**Figure 25. RMII Receive AC Timing Diagram**

**Table 46. Local Bus General Timing Parameters (BV<sub>DD</sub> = 2.5 V)—PLL Enabled (continued)**

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus clock to output high impedance for LAD/LDP	t <sub>LBKHOZ2</sub>	—	2.6	ns	5

**Notes:**

- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state)</sub> for inputs and t<sub>(First two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one (1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the t<sub>LBK</sub> clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
- All timings are in reference to LSYNC\_IN for PLL enabled and internal local bus clock for PLL bypass mode.
- All signals are measured from BV<sub>DD</sub>/2 of the rising edge of LSYNC\_IN for PLL enabled or internal local bus clock for PLL bypass mode to 0.4 × BV<sub>DD</sub> of the signal in question for 2.5-V signaling levels.
- Input timings are measured at the pin.
- For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- t<sub>LBOTOT</sub> is a measurement of the minimum time between the negation of LALE and any change in LAD. t<sub>LBOTOT</sub> is programmed with the LBCR[AHD] parameter.
- Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at BV<sub>DD</sub>/2.

Table 47 describes the general timing parameters of the local bus interface at BV<sub>DD</sub> = 1.8 V DC.

**Table 47. Local Bus General Timing Parameters (BV<sub>DD</sub> = 1.8 V DC)**

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus cycle time	t <sub>LBK</sub>	7.5	12	ns	2
Local bus duty cycle	t <sub>LBKH</sub> /t <sub>LBK</sub>	43	57	%	—
LCLK[n] skew to LCLK[m] or LSYNC_OUT	t <sub>LBKSKEW</sub>	—	150	ps	7
Input setup to local bus clock (except LUPWAIT)	t <sub>LBIVKH1</sub>	2.6	—	ns	3, 4
LUPWAIT input setup to local bus clock	t <sub>LBIVKH2</sub>	1.9	—	ns	3, 4
Input hold from local bus clock (except LUPWAIT)	t <sub>LBIXKH1</sub>	1.1	—	ns	3, 4
LUPWAIT input hold from local bus clock	t <sub>LBIXKH2</sub>	1.1	—	ns	3, 4
LALE output transition to LAD/LDP output transition (LATCH setup and hold time)	t <sub>LBOTOT</sub>	1.2	—	ns	6
Local bus clock to output valid (except LAD/LDP and LALE)	t <sub>LBKHOV1</sub>	—	3.2	ns	—
Local bus clock to data valid for LAD/LDP	t <sub>LBKHOV2</sub>	—	3.2	ns	3
Local bus clock to address valid for LAD	t <sub>LBKHOV3</sub>	—	3.2	ns	3
Local bus clock to LALE assertion	t <sub>LBKHOV4</sub>	—	3.2	ns	3
Output hold from local bus clock (except LAD/LDP and LALE)	t <sub>LBKHOX1</sub>	0.9	—	ns	3
Output hold from local bus clock for LAD/LDP	t <sub>LBKHOX2</sub>	0.9	—	ns	3
Local bus clock to output high Impedance (except LAD/LDP and LALE)	t <sub>LBKHOZ1</sub>	—	2.6	ns	5

Figure 28 through Figure 33 show the local bus signals.




Figure 28. Local Bus Signals (PLL Enabled)

Table 48 describes the general timing parameters of the local bus interface at  $V_{DD} = 3.3$  V DC with PLL disabled.

Table 48. Local Bus General Timing Parameters—PLL Bypassed

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus cycle time	$t_{LBK}$	12	—	ns	2
Local bus duty cycle	$t_{LBKH}/t_{LBK}$	43	57	%	—
Internal launch/capture clock to LCLK delay	$t_{LBKHKt}$	1.2	4.9	ns	—
Input setup to local bus clock (except LUPWAIT)	$t_{LBIVKH1}$	7.4	—	ns	4, 5
LUPWAIT input setup to local bus clock	$t_{LBIVKL2}$	6.75	—	ns	4, 5
Input hold from local bus clock (except LUPWAIT)	$t_{LBIXKH1}$	-0.2	—	ns	4, 5
LUPWAIT input hold from local bus clock	$t_{LBIXKL2}$	-0.2	—	ns	4, 5
LALE output transition to LAD/LDP output transition (LATCH hold time)	$t_{LBOTOT}$	1.5	—	ns	6
Local bus clock to output valid (except LAD/LDP and LALE)	$t_{LBKLOV1}$	—	1.6	ns	—

## 12 JTAG

This section describes the AC electrical specifications for the IEEE 1149.1 (JTAG) interface of the MPC8544E.

### 12.1 JTAG DC Electrical Characteristics

Table 49 provides the DC electrical characteristics for the JTAG interface.

**Table 49. JTAG DC Electrical Characteristics**

Parameter	Symbol	Min	Max	Unit	Notes
High-level input voltage	$V_{IH}$	2	$OV_{DD} + 0.3$	V	—
Low-level input voltage	$V_{IL}$	-0.3	0.8	V	—
Input current ( $OV_{IN} = 0$ V or $OV_{IN} = OV_{DD}$ )	$I_{IN}$	—	$\pm 5$	$\mu A$	1
High-level output voltage ( $OV_{DD} = \text{min}$ , $I_{OH} = -2$ mA)	$V_{OH}$	2.4	—	V	—
Low-level output voltage ( $OV_{DD} = \text{min}$ , $I_{OL} = 2$ mA)	$V_{OL}$	—	0.4	V	—

**Note:**

1. Note that the symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$ .

### 12.2 JTAG AC Electrical Specifications

Table 50 provides the JTAG AC timing specifications as defined in Figure 34 through Figure 37.

**Table 50. JTAG AC Timing Specifications (Independent of SYSCLK)<sup>1</sup>**

At recommended operating conditions (see Table 3).

Parameter	Symbol <sup>2</sup>	Min	Max	Unit	Notes
JTAG external clock frequency of operation	$f_{JTG}$	0	33.3	MHz	—
JTAG external clock cycle time	$t_{JTG}$	30	—	ns	—
JTAG external clock pulse width measured at 1.4 V	$t_{JTKHKL}$	15	—	ns	—
JTAG external clock rise and fall times	$t_{JTGR}$ & $t_{JTGF}$	0	2	ns	—
$\overline{TRST}$ assert time	$t_{TRST}$	25	—	ns	3
Input setup times:				ns	4
Boundary-scan data TMS, TDI	$t_{JTDVKH}$ $t_{JTIVKH}$	4 0	— —		
Input hold times:				ns	4
Boundary-scan data TMS, TDI	$t_{JTDXKH}$ $t_{JTIXKH}$	20 25	— —		
Valid times:				ns	5
Boundary-scan data TDO	$t_{JTKLDV}$ $t_{JTKLOV}$	4 4	20 25		
Output hold times:				ns	5
Boundary-scan data TDO	$t_{JTKLDX}$ $t_{JTKLOX}$	2.5 4	— —		

## 13.2 I<sup>2</sup>C AC Electrical Specifications

Table 52 provides the AC timing parameters for the I<sup>2</sup>C interfaces.

**Table 52. I<sup>2</sup>C AC Electrical Specifications**

All values refer to V<sub>IH</sub> (min) and V<sub>IL</sub> (max) levels (see Table 51).

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
SCL clock frequency	f <sub>I2C</sub>	0	400	kHz	—
Low period of the SCL clock	t <sub>I2CL</sub>	1.3	—	μs	—
High period of the SCL clock	t <sub>I2CH</sub>	0.6	—	μs	—
Setup time for a repeated START condition	t <sub>I2SVKH</sub>	0.6	—	μs	—
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t <sub>I2SXKL</sub>	0.6	—	μs	—
Data setup time	t <sub>I2DVKH</sub>	100	—	ns	—
Data hold time: CBUS compatible masters I <sup>2</sup> C bus devices	t <sub>I2DXKL</sub>	— 0	— —	μs	2
Data output delay time	t <sub>I2OVKL</sub>	—	0.9		3
Set-up time for STOP condition	t <sub>I2PVKH</sub>	0.6	—	μs	—
Rise time of both SDA and SCL signals	t <sub>I2CR</sub>	20 + 0.1 C <sub>b</sub>	300	ns	4
Fall time of both SDA and SCL signals	t <sub>I2CF</sub>	20 + 0.1 C <sub>b</sub>	300	ns	4
Bus free time between a STOP and START condition	t <sub>I2KHDX</sub>	1.3	—	μs	—
Noise margin at the LOW level for each connected device (including hysteresis)	V <sub>NL</sub>	0.1 × OV <sub>DD</sub>	—	V	—
Noise margin at the HIGH level for each connected device (including hysteresis)	V <sub>NH</sub>	0.2 × OV <sub>DD</sub>	—	V	—

**Notes:**

- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state)</sub> for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>I2DVKH</sub> symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>I2SXKL</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the start condition (S) went invalid (X) relative to the t<sub>I2C</sub> clock reference (K) going to the low (L) state or hold time. Also, t<sub>I2PVKH</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the stop condition (P) reaching the valid state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- The MPC8544E provides a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH</sub>min of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- The maximum t<sub>I2DXKL</sub> has only to be met if the device does not stretch the LOW period (t<sub>I2CL</sub>) of the SCL signal.
- C<sub>B</sub> = capacitance of one bus line in pF.

## 16.2.4 AC Requirements for SerDes Reference Clocks

The clock driver selected should provide a high quality reference clock with low phase noise and cycle-to-cycle jitter. Phase noise less than 100 kHz can be tracked by the PLL and data recovery loops and is less of a problem. Phase noise above 15 MHz is filtered by the PLL. The most problematic phase noise occurs in the 1–15 MHz range. The source impedance of the clock driver should be 50  $\Omega$  to match the transmission line and reduce reflections which are a source of noise to the system.


Table 57 describes some AC parameters common to SGMII, and PCI Express protocols.

**Table 57. SerDes Reference Clock Common AC Parameters**

Parameter	Symbol	Min	Max	Unit	Notes
Rising Edge Rate	Rise Edge Rate	1.0	4.0	V/ns	2, 3
Falling Edge Rate	Fall Edge Rate	1.0	4.0	V/ns	2, 3
Differential Input High Voltage	$V_{IH}$	+200	—	mV	2
Differential Input Low Voltage	$V_{IL}$	—	-200	mV	2
Rising edge rate ( $SDn\_REF\_CLK$ ) to falling edge rate ( $SDn\_REF\_CLK$ ) matching	Rise-Fall Matching	—	20	%	1, 4

**Notes:**

1. Measurement taken from single ended waveform.
2. Measurement taken from differential waveform.
3. Measured from -200 mV to +200 mV on the differential waveform (derived from  $SDn\_REF\_CLK$  minus  $\overline{SDn\_REF\_CLK}$ ). The signal must be monotonic through the measurement region for rise and fall time. The 400 mV measurement window is centered on the differential zero crossing. See Figure 53.
4. Matching applies to rising edge rate for  $SDn\_REF\_CLK$  and falling edge rate for  $\overline{SDn\_REF\_CLK}$ . It is measured using a 200 mV window centered on the median cross point where  $SDn\_REF\_CLK$  rising meets  $\overline{SDn\_REF\_CLK}$  falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The rise edge rate of  $SDn\_REF\_CLK$  should be compared to the fall edge rate of  $\overline{SDn\_REF\_CLK}$ , the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 54.



**Figure 53. Differential Measurement Points for Rise and Fall Time**

**Table 59. Differential Transmitter (TX) Output Specifications (continued)**


Symbol	Parameter	Min	Nom	Max	Unit	Comments
$V_{TX-RCV-DETECT}$	Amount of voltage change allowed during receiver detection	—	—	600	mV	The total amount of voltage change that a transmitter can apply to sense whether a low impedance receiver is present. See Note 6.
$V_{TX-DC-CM}$	TX DC common mode voltage	0	—	3.6	V	The allowed DC common mode voltage under any conditions. See Note 6.
$I_{TX-SHORT}$	TX short circuit current limit	—	—	90	mA	The total current the transmitter can provide when shorted to its ground.
$T_{TX-IDLE-MIN}$	Minimum time spent in electrical idle	50	—	—	UI	Minimum time a transmitter must be in electrical idle utilized by the receiver to start looking for an electrical idle exit after successfully receiving an electrical idle ordered set.
$T_{TX-IDLE-SET-TO-IDLE}$	Maximum time to transition to a valid electrical idle after sending an electrical idle ordered set	—	—	20	UI	After sending an electrical idle ordered set, the transmitter must meet all electrical idle specifications within this time. This is considered a debounce time for the transmitter to meet electrical idle after transitioning from LO.
$T_{TX-IDLE-TO-DIFF-DATA}$	Maximum time to transition to valid TX specifications after leaving an electrical idle condition	—	—	20	UI	Maximum time to meet all TX specifications when transitioning from electrical idle to sending differential data. This is considered a debounce time for the TX to meet all TX specifications after leaving electrical idle.
$RL_{TX-DIFF}$	Differential return loss	12	—	—	dB	Measured over 50 MHz to 1.25 GHz. See Note 4.
$RL_{TX-CM}$	Common mode return loss	6	—	—	dB	Measured over 50 MHz to 1.25 GHz. See Note 4.
$Z_{TX-DIFF-DC}$	DC differential TX impedance	80	100	120	$\Omega$	TX DC differential mode low impedance.
$Z_{TX-DC}$	Transmitter DC impedance	40	—	—	$\Omega$	Required TX D+ as well as D– DC Impedance during all states.
$L_{TX-SKEW}$	Lane-to-lane output skew	—	—	500 + 2 UI	ps	Static skew between any two transmitter lanes within a single link.
$C_{TX}$	AC coupling capacitor	75	—	200	nF	All transmitters shall be AC coupled. The AC coupling is required either within the media or within the transmitting component itself.

The eye diagram must be valid for any 250 consecutive UIs.

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.

**NOTE**

The reference impedance for return loss measurements is 50 Ω to ground for both the D+ and D– line (that is, as measured by a vector network analyzer with 50-Ω probes, see Figure 57). Note that the series capacitors, CTX, are optional for the return loss measurement.




**Figure 57. Minimum Receiver Eye Timing and Voltage Compliance Specification**

### 17.5.1 Compliance Test and Measurement Load

The AC timing and voltage parameters must be verified at the measurement point, as specified within 0.2 inches of the package pins, into a test/measurement load shown in Figure 58.

**NOTE**

The allowance of the measurement point to be within 0.2 inches of the package pins is meant to acknowledge that package/board routing may benefit from D+ and D– not being exactly matched in length at the package pin boundary.



**Figure 58. Compliance Test/Measurement Load**

## 18 Package Description

This section details package parameters, pin assignments, and dimensions.

### 18.1 Package Parameters for the MPC8544E FC-PBGA

The package parameters for flip chip plastic ball grid array (FC-PBGA) are provided in [Table 61](#).

**Table 61. Package Parameters**


Parameter	PBGA <sup>1</sup>
Package outline	29 mm × 29 mm
Interconnects	783
Ball pitch	1 mm
Ball diameter (typical)	0.6 mm
Solder ball (Pb-free)	96.5% Sn 3.5% Ag

**Note:**

1. (FC-PBGA) without a lid.

## 18.2 Mechanical Dimensions of the MPC8544E FC-PBGA

Figure 59 shows the mechanical dimensions and bottom surface nomenclature of the MPC8544E, 783 FC-PBGA package without a lid.



**Notes:**

1. All dimensions are in millimeters.
2. Dimensions and tolerances per ASME Y14.5M-1994.
3. Maximum solder ball diameter measured parallel to datum A.
4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
5. Parallelism measurement shall exclude any effect of mark on top surface of package.
6. Capacitors may not be present on all parts. Care must be taken not to short exposed metal capacitor pads.
7. All dimensions are symmetric across the package center lines, unless dimensioned otherwise.

**Figure 59. Mechanical Dimensions and Bottom Surface Nomenclature of the MPC8544E FC-PBGA without a Lid**

Table 62. MPC8544E Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
$\overline{\text{LCS6/DMA\_DACK2}}$	J16	O	$\text{BV}_{\text{DD}}$	1
$\overline{\text{LCS7/DMA\_DDONE2}}$	L18	O	$\text{BV}_{\text{DD}}$	1
$\overline{\text{LWE0/LBS0/LSDDQM[0]}}$	J22	O	$\text{BV}_{\text{DD}}$	4, 8
$\overline{\text{LWE1/LBS1/LSDDQM[1]}}$	H22	O	$\text{BV}_{\text{DD}}$	4, 8
$\overline{\text{LWE2/LBS2/LSDDQM[2]}}$	H23	O	$\text{BV}_{\text{DD}}$	4, 8
$\overline{\text{LWE3/LBS3/LSDDQM[3]}}$	H21	O	$\text{BV}_{\text{DD}}$	4, 8
LALE	J26	O	$\text{BV}_{\text{DD}}$	4, 7, 8
LBCTL	J25	O	$\text{BV}_{\text{DD}}$	4, 7, 8
LGPL0/LSDA10	J20	O	$\text{BV}_{\text{DD}}$	4, 8
LGPL1/ $\overline{\text{LSDWE}}$	K20	O	$\text{BV}_{\text{DD}}$	4, 8
LGPL2/ $\overline{\text{LOE/LSDRAS}}$	G20	O	$\text{BV}_{\text{DD}}$	4, 7, 8
LGPL3/ $\overline{\text{LSDCAS}}$	H18	O	$\text{BV}_{\text{DD}}$	4, 8
LGPL4/ $\overline{\text{LGTA/LUPWAIT/LPBSE}}$	L20	I/O	$\text{BV}_{\text{DD}}$	28
LGPL5	K19	O	$\text{BV}_{\text{DD}}$	4, 8
LCKE	L17	O	$\text{BV}_{\text{DD}}$	—
LCLK[0:2]	H24, J24, H25	O	$\text{BV}_{\text{DD}}$	—
LSYNC_IN	D27	I	$\text{BV}_{\text{DD}}$	—
LSYNC_OUT	D28	O	$\text{BV}_{\text{DD}}$	—
<b>DMA</b>				
$\overline{\text{DMA\_DACK[0:1]}}$	Y13, Y12	O	$\text{OV}_{\text{DD}}$	4, 8, 9
$\overline{\text{DMA\_DREQ[0:1]}}$	AA10, AA11	I	$\text{OV}_{\text{DD}}$	—
$\overline{\text{DMA\_DDONE[0:1]}}$	AA7, Y11	O	$\text{OV}_{\text{DD}}$	—
<b>Programmable Interrupt Controller</b>				
$\overline{\text{UDE}}$	AH15	I	$\text{OV}_{\text{DD}}$	—
$\overline{\text{MCP}}$	AG18	I	$\text{OV}_{\text{DD}}$	—
IRQ[0:7]	AG22, AF17, AD21, AF19, AG17, AF16, AC23, AC22	I	$\text{OV}_{\text{DD}}$	—
IRQ[8]	AC19	I	$\text{OV}_{\text{DD}}$	—
IRQ[9]/ $\overline{\text{DMA\_DREQ3}}$	AG20	I	$\text{OV}_{\text{DD}}$	1
IRQ[10]/ $\overline{\text{DMA\_DACK3}}$	AE27	I/O	$\text{OV}_{\text{DD}}$	1
IRQ[11]/ $\overline{\text{DMA\_DDONE3}}$	AE24	I/O	$\text{OV}_{\text{DD}}$	1
$\overline{\text{IRQ\_OUT}}$	AD14	O	$\text{OV}_{\text{DD}}$	2

Table 71 provides the thermal resistance with heat sink in open flow.

**Table 71. Thermal Resistance with Heat Sink in Open Flow**

Heat Sink with Thermal Grease	Air Flow	Thermal Resistance (°C/W)
Wakefield 53 × 53 × 25 mm pin fin	Natural convection	6.1
Wakefield 53 × 53 × 25 mm pin fin	1 m/s	3.0
Aavid 35 × 31 × 23 mm pin fin	Natural convection	8.1
Aavid 35 × 31 × 23 mm pin fin	1 m/s	4.3
Aavid 30 × 30 × 9.4 mm pin fin	Natural convection	11.6
Aavid 30 × 30 × 9.4 mm pin fin	1 m/s	6.7
Aavid 43 × 41 × 16.5 mm pin fin	Natural convection	8.3
Aavid 43 × 41 × 16.5 mm pin fin	1 m/s	4.3

Simulations with heat sinks were done with the package mounted on the 2s2p thermal test board. The thermal interface material was a typical thermal grease such as Dow Corning 340 or Wakefield 120 grease. For system thermal modeling, the MPC8544E thermal model without a lid is shown in Figure 60. The substrate is modeled as a block 29 × 29 × 1.18 mm with an in-plane conductivity of 18.0 W/m•K and a through-plane conductivity of 1.0 W/m•K. The solder balls and air are modeled as a single block 29 × 29 × 0.58 mm with an in-plane conductivity of 0.034 W/m•K and a through plane conductivity of 12.1 W/m•K. The die is modeled as 7.6 × 8.4 mm with a thickness of 0.75 mm. The bump/underfill layer is modeled as a collapsed thermal resistance between the die and substrate assuming a conductivity of 6.5 W/m•K in the thickness dimension of 0.07 mm. The die is centered on the substrate. The thermal model uses approximate dimensions to reduce grid. Please refer to Figure 59 for actual dimensions.


## 20.2 Recommended Thermal Model

Table 72 shows the MPC8544E thermal model.

**Table 72. MPC8544E Thermal Model**

Conductivity	Value	Units
<b>Die (7.6 × 8.4 × 0.75mm)</b>		
Silicon	Temperature dependent	—
<b>Bump/Underfill (7.6 × 8.4 × 0.070 mm) Collapsed Thermal Resistance</b>		
Kz	6.5	W/m•K
<b>Substrate (29 × 29 × 1.18 mm)</b>		
Kx	18	W/m•K
Ky	18	
Kz	1.0	

Figure 62 depicts the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.



**Figure 62. Package with Heat Sink Mounted to a Printed-Circuit Board**

The heat sink removes most of the heat from the device. Heat generated on the active side of the chip is conducted through the silicon and through the heat sink attach material (or thermal interface material), and finally to the heat sink. The junction-to-case thermal resistance is low enough that the heat sink attach material and heat sink thermal resistance are the dominant terms.

### 20.3.2 Thermal Interface Materials

A thermal interface material is required at the package-to-heat sink interface to minimize the thermal contact resistance. For those applications where the heat sink is attached by spring clip mechanism, Figure 63 shows the thermal performance of three thin-sheet thermal-interface materials (silicone, graphite/oil, fluoroether oil), a bare joint, and a joint with thermal grease as a function of contact pressure. As shown, the performance of these thermal interface materials improves with increasing contact pressure. The use of thermal grease significantly reduces the interface thermal resistance. The bare joint results in a thermal resistance approximately six times greater than the thermal grease joint.

## 21.5 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. All unused active low inputs should be tied to  $V_{DD}$ ,  $TV_{DD}$ ,  $BV_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$  as required. All unused active high inputs should be connected to GND. All NC (no connect) signals must remain unconnected. Power and ground connections must be made to all external  $V_{DD}$ ,  $TV_{DD}$ ,  $BV_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$ , and GND pins of the device.

## 21.6 Pull-Up and Pull-Down Resistor Requirements

The MPC8544E requires weak pull-up resistors (2–10 k $\Omega$  is recommended) on open drain type pins including I<sup>2</sup>C pins and MPIC interrupt pins.

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in [Figure 69](#). Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion will give unpredictable results.

The following pins must NOT be pulled down during power-on reset: TSEC3\_TXD[3],  $\overline{\text{HRESET\_REQ}}$ , TRIG\_OUT/READY/ $\overline{\text{QUIESCE}}$ , MSRCID[2:4], ASLEEP. The  $\overline{\text{DMA\_DACK}}[0:1]$  and  $\overline{\text{TEST\_SEL}}$  pins must be set to a proper state during POR configuration. Refer to the pinout listing table ([Table 62](#)) for more details. Refer to the *PCI 2.2 Local Bus Specifications*, for all pullups required for PCI.

## 21.7 Output Buffer DC Impedance

The MPC8544E drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for I<sup>2</sup>C). To measure  $Z_0$  for the single-ended drivers, an external resistor is connected from the chip pad to  $OV_{DD}$  or GND. Then, the value of each resistor is varied until the pad voltage is  $OV_{DD}/2$  (see [Figure 67](#)). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and  $R_p$  is trimmed until the voltage at the pad equals  $OV_{DD}/2$ .  $R_p$  then becomes the

## 23 Document Revision History

This table provides a revision history for the MPC8544E hardware specification.

**Table 76. MPC8544E Document Revision History**

Revision	Date	Substantive Change(s)
8	09/2015	<ul style="list-style-type: none"> <li>In <a href="#">Table 10</a> and <a href="#">Table 12</a>, removed the output leakage current rows and removed table note 4.</li> </ul>
7	06/2014	<ul style="list-style-type: none"> <li>In <a href="#">Table 75</a>, “Device Nomenclature,” added full Pb-free part code.</li> <li>In <a href="#">Table 75</a>, “Device Nomenclature,” added footnotes 3 and 4.</li> </ul>
6	05/2011	<ul style="list-style-type: none"> <li>Updated the value of <math>t_{JTKLDX}</math> to 2.5 ns from 4ns in <a href="#">Table 50</a>.</li> </ul>
5	01/2011	<ul style="list-style-type: none"> <li>Updated <a href="#">Table 75</a>.</li> </ul>
4	09/2010	<ul style="list-style-type: none"> <li>Modified local bus information in <a href="#">Section 1.1</a>, “Key Features,” to show max local bus frequency as 133 MHz.</li> <li>Added footnote 28 to <a href="#">Table 62</a>.</li> <li>Updated solder-ball parameter in <a href="#">Table 61</a>.</li> </ul>
3	11/2009	<ul style="list-style-type: none"> <li>Update <a href="#">Section 20.3.4</a>, “Temperature Diode,”</li> <li>Update <a href="#">Table 61 Package Parameters</a> from 95.5%sn to 96.5%sn</li> </ul>
2	01/2009	<ul style="list-style-type: none"> <li>Update power number table to include 1067 MHz/533 MHz power numbers.</li> <li>Remove Part number tables from Hardware spec. The part numbers are available on Freescale web site product page.</li> <li>Removed I/O power numbers from the Hardware spec. and added the table to bring-up guide application note.</li> <li>Update <math>t_{DDKHMP}</math>, <math>t_{DDKHME}</math> in <a href="#">Table 18</a>.</li> <li>Updated RX_CLK duty cycle min, and max value to meet the industry standard GMII duty cycle.</li> <li>Update paragraph <a href="#">Section 21.3</a>, “Decoupling Recommendations.”</li> <li>Update <a href="#">Figure 5 DDR Output Timing Diagram</a>.</li> <li>In <a href="#">Table 40</a>, removed note 1 and renumbered remaining note.</li> <li>Update <a href="#">Section 22</a>, “Device Nomenclature,” with regards to Commercial Tier.</li> </ul>
1	06/2008	Update in <a href="#">Table 18</a> DDR SDRAM Output AC Timing Specifications tMCK Max value Improvement to <a href="#">Section 16</a> , “High-Speed Serial Interfaces (HSSI) Update <a href="#">Figure 59</a> Mechanical Dimensions Update in <a href="#">Table 48</a> Local Bus General Timing Parameters—PLL Bypassed
0	04/2008	Initial release.

**How to Reach Us:**

**Home Page:**

[freescale.com](http://freescale.com)

**Web Support:**

[freescale.com/support](http://freescale.com/support)

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [freescale.com/SalesTermsandConditions](http://freescale.com/SalesTermsandConditions).

Freescale, the Freescale logo, and PowerQUICC are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2008-2011, 2014-2015 Freescale Semiconductor, Inc.



Document Number: MPC8544EEC

Rev. 8

09/2015

