E·XFL



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Obsolete
PowerPC e500
1 Core, 32-Bit
667MHz
Signal Processing; SPE, Security; SEC
DDR, DDR2, SDRAM
No
-
10/100/1000Mbps (2)
-
-
1.8V, 2.5V, 3.3V
0°C ~ 105°C (TA)
Cryptography, Random Number Generator
783-BBGA, FCBGA
783-FCPBGA (29x29)
https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8544evjalfa

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- Four banks of memory supported, each up to 4 Gbytes, to a maximum of 16 Gbytes
- DRAM chip configurations from 64 Mbits to 4 Gbits with x8/x16 data ports
- Full ECC support
- Page mode support
 - Up to 16 simultaneous open pages for DDR
 - Up to 32 simultaneous open pages for DDR2
- Contiguous or discontiguous memory mapping
- Sleep mode support for self-refresh SDRAM
- On-die termination support when using DDR2
- Supports auto refreshing
- On-the-fly power management using CKE signal
- Registered DIMM support
- Fast memory access via JTAG port
- 2.5-V SSTL_2 compatible I/O (1.8-V SSTL_1.8 for DDR2)
- Programmable interrupt controller (PIC)
 - Programming model is compliant with the OpenPIC architecture.
 - Supports 16 programmable interrupt and processor task priority levels
 - Supports 12 discrete external interrupts
 - Supports 4 message interrupts with 32-bit messages
 - Supports connection of an external interrupt controller such as the 8259 programmable interrupt controller
 - Four global high resolution timers/counters that can generate interrupts
 - Supports a variety of other internal interrupt sources
 - Supports fully nested interrupt delivery
 - Interrupts can be routed to external pin for external processing.
 - Interrupts can be routed to the e500 core's standard or critical interrupt inputs.
 - Interrupt summary registers allow fast identification of interrupt source.
- Integrated security engine (SEC) optimized to process all the algorithms associated with IPSec, IKE, WTLS/WAP, SSL/TLS, and 3GPP
 - Four crypto-channels, each supporting multi-command descriptor chains
 - Dynamic assignment of crypto-execution units via an integrated controller
 - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
 - PKEU—public key execution unit
 - RSA and Diffie-Hellman; programmable field size up to 2048 bits
 - Elliptic curve cryptography with F_2m and F(p) modes and programmable field size up to 511 bits
 - DEU—Data Encryption Standard execution unit
 - DES, 3DES



Figure 1 shows the MPC8544E block diagram.



Figure 1. MPC8544E Block Diagram

2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8544E. This device is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

2.1 **Overall DC Electrical Characteristics**

This section covers the ratings, conditions, and other characteristics.

2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

able 1. Absolute	Maximum	Ratings ¹
------------------	---------	----------------------

Characteristic	Symbol	Max Value	Unit	Notes
Core supply voltage	V _{DD}	-0.3 to 1.1	V	—
PLL supply voltage	AV _{DD}	–0.3 to 1.1	V	_
Core power supply for SerDes transceivers	SV _{DD}	–0.3 to 1.1	V	—
Pad power supply for SerDes transceivers	XV _{DD}	-0.3 to 1.1	V	_



	Characteristic	Symbol	Max Value	Unit	Notes
DDR and DDR2 DRAM I/O voltage		GV _{DD}	-0.3 to 2.75 -0.3 to 1.98	V	_
Three-speed Ethe	ernet I/O, MII management voltage	LV _{DD} (eTSEC1)	-0.3 to 3.63 -0.3 to 2.75	V	_
		TV _{DD} (eTSEC3)	-0.3 to 3.63 -0.3 to 2.75	V	—
PCI, DUART, system control and power management, I ² C, and JTAG I/O voltage		OV _{DD}	-0.3 to 3.63	V	—
Local bus I/O voltage		BV _{DD}	-0.3 to 3.63 -0.3 to 2.75 -0.3 to 1.98	V	—
Input voltage	DDR/DDR2 DRAM signals	MV _{IN}	–0.3 to (GV _{DD} + 0.3)	V	2
	DDR/DDR2 DRAM reference	MV _{REF}	–0.3 to (GV _{DD} + 0.3)	V	2
	Three-speed Ethernet signals	LV _{IN} TV _{IN}	-0.3 to (LV _{DD} + 0.3) -0.3 to (TV _{DD} + 0.3)	V	2
	Local bus signals	BV _{IN}	-0.3 to (BV _{DD} + 0.3)	V	—
DUART, SYSCLK, system control and power management, I ² C, and JTAG signals		OV _{IN}	-0.3 to (OV _{DD} + 0.3)	V	2
	PCI	OV _{IN}	-0.3 to (OV _{DD} + 0.3)	V	2
Storage temperat	ure range	T _{STG}	–55 to 150	°C	—

Table 1. Absolute Maximum Ratings¹ (continued)

Notes:

1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause.

2. (M,L,O)V_{IN}, and MV_{RFF} may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.

2.1.2 Recommended Operating Conditions

Table 2 provides the recommended operating conditions for this device. Note that the values in Table 2 are the recommended and tested operating conditions. Proper device operation outside these conditions is not guaranteed.

Table 2. Recommended Operating Conditions	
---	--

Characteristic	Symbol	Recommended Value	Unit	Notes
Core supply voltage	V _{DD}	1.0 ± 50 mV	V	
PLL supply voltage	AV _{DD}	1.0 ± 50 mV	V	1
Core power supply for SerDes transceivers	SV _{DD}	1.0 ± 50 mV	V	—
Pad power supply for SerDes transceivers	XV _{DD}	1.0 ± 50 mV	V	—
DDR and DDR2 DRAM I/O voltage	GV _{DD}	2.5 V ± 125 mV 1.8 V ± 90 mV	V	2

Electrical Characteristics

	Characteristic	Symbol	Recommended Value	Unit	Notes
Three-speed Ethe	ernet I/O voltage	LV _{DD} (eTSEC1)	3.3 V ± 165 mV 2.5 V ± 125 mV	V	4
		TV _{DD} (eTSEC3)	3.3 V ± 165 mV 2.5 V ± 125 mV		
PCI, DUART, PCI and JTAG I/O vol	Express, system control and power management, I ² C, tage	OV _{DD}	3.3 V ± 165 mV	V	3
Local bus I/O voltage		BV _{DD}	3.3 V ± 165 mV 2.5 V ± 125 mV 1.8 V ± 90 mV	V	5
Input voltage	DDR and DDR2 DRAM signals	MV _{IN}	GND to GV _{DD}	V	2
	DDR and DDR2 DRAM reference	MV _{REF}	GND to GV _{DD} /2	V	2
	Three-speed Ethernet signals	LV _{IN} TV _{IN}	GND to LV _{DD} GND to TV _{DD}	V	4
	Local bus signals	BV _{IN}	GND to BV _{DD}	V	5
	PCI, Local bus, DUART, SYSCLK, system control and power management, I ² C, and JTAG signals	OV _{IN}	GND to OV _{DD}	V	3
Junction tempera	ture range	Τj	0 to 105	°C	—

Table 2. Recommended Operating Conditions (continued)

Notes:

1. This voltage is the input to the filter discussed in Section 21.2, "PLL Power Supply Filtering," and not necessarily the voltage at the AV_{DD} pin, which may be reduced from V_{DD} by the filter.

2. Caution: MV_{IN} must not exceed GV_{DD} by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.

3. Caution: OV_{IN} must not exceed OV_{DD} by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.

4. Caution: T/LV_{IN} must not exceed T/ LV_{DD} by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.

5. Caution: BV_{IN} must not exceed BV_{DD} by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.



Electrical Characteristics

2.1.3 Output Driver Characteristics

Table 3 provides information on the characteristics of the output driver strengths.

Driver Type	Programmable Output Impedance (Ω)	Supply Voltage	Notes
Local bus interface utilities signals	25 35	BV _{DD} = 3.3 V BV _{DD} = 2.5 V	1
	45 (default) 45 (default) 125	BV _{DD} = 3.3 V BV _{DD} = 2.5 V BV _{DD} = 1.8 V	
PCI signals	25	OV _{DD} = 3.3 V	2
	42 (default)		
DDR signal	20	GV _{DD} = 2.5 V	—
DDR2 signal	16 32 (half strength mode)	GV _{DD} = 1.8 V	—
TSEC signals	42	LV _{DD} = 2.5/3.3 V	—
DUART, system control, JTAG	42	OV _{DD} = 3.3 V	—
l ² C	150	OV _{DD} = 3.3 V	—

Table 3. Output Drive Capability

Notes:

1. The drive strength of the local bus interface is determined by the configuration of the appropriate bits in PORIMPSCR.

2. The drive strength of the PCI interface is determined by the setting of the PCI_GNT1 signal at reset.

2.2 Power Sequencing

The device requires its power rails to be applied in specific sequence in order to ensure proper device operation. These requirements are as follows for power up:

- 1. V_{DD}, AV_{DD}, BV_{DD}, LV_{DD}, SV_{DD}, OV_{DD}, TV_{DD}, XV_{DD}
- 2. GV_{DD}

Note that all supplies must be at their stable values within 50 ms.

Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered sequentially such that voltage rails on a previous step must reach 90% of their value before the voltage rails on the current step reach 10% of theirs.

In order to guarantee MCKE low during power-up, the above sequencing for GV_{DD} is required. If there is no concern about any of the DDR signals being in an indeterminate state during power up, then the sequencing for GV_{DD} is not required.

From a system standpoint, if any of the I/O power supplies ramp prior to the V_{DD} core supply, the I/Os associated with that I/O supply may drive a logic one or zero during power-up, and extra current may be drawn by the device.



Figure 5 shows the DDR SDRAM output timing diagram.



Figure 5. DDR and DDR2 SDRAM Output Timing Diagram

Figure 6 provides the AC test load for the DDR bus.



7 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the MPC8544E.

7.1 DUART DC Electrical Characteristics

Table 19 provides the DC electrical characteristics for the DUART interface.

Table 19. DUART DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit	Notes
High-level input voltage	V _{IH}	2	OV _{DD} + 0.3	V	—
Low-level input voltage	V _{IL}	-0.3	0.8	V	—
Input current ($V_{IN} = 0 V \text{ or } V_{IN} = V_{DD}$)	I _{IN}		±5	μA	1
High-level output voltage ($OV_{DD} = min, I_{OH} = -2 mA$)	V _{OH}	2.4		V	



Enhanced Three-Speed Ethernet (eTSEC), MII Management

Parameter		Symbol	Min	Тур	Max	Unit	Notes
Input differential voltage	LSTS = 0	V _{rx_diffpp}	100	—	1200	mV	2, 4
	LSTS = 1	1	175	—			
Loss of signal threshold	LSTS = 0	VI _{os}	30	—	100	mV	3, 4
	LSTS = 1	1	65	—	175		
Input AC common mode voltage		V _{cm_acpp}	—	—	100	mV	5.
Receiver differential input impedar	ice	Zrx_diff	80	—	120	Ω	
Receiver common mode input imp	edance	Zrx_cm	20	—	35	Ω	—
Common mode input voltage		Vcm	xcorevss	—	xcorevss	V	6

Table 25. DC Receiver Electrical Characteristics (continued)

Notes:

1. Input must be externally AC-coupled.

- 2. $V_{RX_DIFFp-p}$ is also referred to as peak-to-peak input differential voltage
- 3. The concept of this parameter is equivalent to the electrical idle detect threshold parameter in PCI Express. Refer to Section 17.4.3, "Differential Receiver (RX) Input Specifications," for further explanation.
- 4. The LSTS shown in this table refers to the LSTSCD bit field of MPC8544E SerDes 2 control register 1.
- 5. V_{CM ACp-p} is also referred to as peak-to-peak AC common mode voltage.
- 6. On-chip termination to SGND_SRDS2 (xcorevss).

8.4 SGMII AC Timing Specifications

This section describes the SGMII transmit and receive AC timing specifications. Transmitter and receiver characteristics are measured at the transmitter outputs ($SD2_TX[n]$ and $\overline{SD2_TX[n]}$) or at the receiver inputs ($SD2_RX[n]$ and $\overline{SD2_RX[n]}$) as depicted in Figure 10, respectively.

8.4.1 SGMII Transmit AC Timing Specifications

Table 26 provides the SGMII transmit AC timing targets. A source synchronous clock is not provided.

Table 26. SGMII Transmit AC Timing Specifications

At recommended operating conditions with XVDD_SRDS2 = $1.0 V \pm 5\%$.

Parameter	Symbol	Min	Тур	Мах	Unit	Notes
Deterministic jitter	J _D	—	—	0.17	UI p-p	—
Total jitter	J _T	—	—	0.35	UI p-p	—
Unit interval	UI	799.92	800	800.08	ps	2
V _{OD} fall time (80%–20%)	t _{fall}	50	—	120	ps	—
V _{OD} rise time (20%–80%)	t _{rise}	50	—	120	ps	—

Notes;

1. Source synchronous clock is not supported.

2. Each UI value is 800 ps \pm 100 ppm.



Enhanced Three-Speed Ethernet (eTSEC), MII Management

A summary of the single-clock TBI mode AC specifications for receive appears in Table 36.

Table 36. TBI Single-Clock Mode Receive AC Timing Specification

Parameter/Condition	Symbol	Min	Тур	Мах	Unit	Notes
RX_CLK clock period	t _{TRR}	7.5	8.0	8.5	ns	—
RX_CLK duty cycle	t _{TRRH}	40	50	60	%	—
RX_CLK peak-to-peak jitter	t _{TRRJ}	—	—	250	ps	—
Rise time RX_CLK (20%-80%)	t _{TRRR}	—	—	1.0	ns	—
Fall time RX_CLK (80%–20%)	t _{TRRF}	—	—	1.0	ns	—
RCG[9:0] setup time to RX_CLK rising edge	t _{TRRDV}	2.0	—	_	ns	—
RCG[9:0] hold time to RX_CLK rising edge	t _{TRRDX}	1.0	—	—	ns	—

A timing diagram for TBI receive appears in Figure 21.



Figure 21. TBI Single-Clock Mode Receive AC Timing Diagram

8.7.4 RGMII and RTBI AC Timing Specifications

Table 37 presents the RGMII and RTBI AC timing specifications.

Table 37. RGMII and RTBI AC Timing Specifications

At recommended operating conditions with L/TV_{DD} of 2.5 V \pm 5%.

Parameter/Condition	Symbol ¹	Min	Тур	Мах	Unit	Notes
Data to clock output skew (at transmitter)	t _{SKRGT_TX}	-500	0	500	ps	5
Data to clock input skew (at receiver)	t _{SKRGT_RX}	1.0	—	2.8	ns	2
Clock period duration	t _{RGT}	7.2	8.0	8.8	ns	3
Duty cycle for 10BASE-T and 100BASE-TX	t _{RGTH} /t _{RGT}	40	50	60	%	3, 4
Rise time (20%–80%)	t _{RGTR}	—	—	0.75	ns	—



Ethernet Management Interface Electrical Characteristics

9 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals MDIO (management data input/output) and MDC (management data clock). The electrical characteristics for GMII, RGMII, RMII, TBI, and RTBI are specified in "Section 8, "Enhanced Three-Speed Ethernet (eTSEC), MII Management."

9.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in Table 40.

Parameter	Symbol	Min	Мах	Unit	Notes
Supply voltage (3.3 V)	OV _{DD}	3.135	3.465	V	_
Output high voltage ($OV_{DD} = Min, I_{OH} = -1.0 mA$)	V _{OH}	2.10	3.60	V	
Output low voltage (OV _{DD} = Min, I _{OL} = 1.0 mA)	V _{OL}	GND	0.50	V	
Input high voltage	V _{IH}	1.95	_	V	_
Input low voltage	V _{IL}	_	0.90	V	
Input high current (OV _{DD} = Max, V _{IN} = 2.1 V)	I _{IH}	_	40	μA	1
Input low current (OV _{DD} = Max, V_{IN} = 0.5 V)	IIL	-600		μA	_

Table 40. MII Management DC Electrical Characteristics

Note:

1. The symbol V_{IN}, in this case, represents the OV_{IN} symbol referenced in Table 1 and Table 2.

9.2 MII Management AC Electrical Specifications

Table 41 provides the MII management AC timing specifications.

Table 41. MII Management AC Timing Specifications

At recommended operating conditions with OV_{DD} is 3.3 V ± 5%.

Parameter/Condition	Symbol ¹	Min	Тур	Мах	Unit	Notes
MDC frequency	f _{MDC}	—	2.5	—	MHz	2
MDC period	t _{MDC}	—	400	—	ns	—
MDC clock pulse width high	t _{MDCH}	32	—	—	ns	—
MDC to MDIO delay	t _{MDKHDX}	$(16 \times t_{plb_clk}) - 3$	—	$(16 \times t_{plb_clk}) + 3$	ns	3, 4
MDIO to MDC setup time	t _{MDDVKH}	5	—	—	ns	—
MDIO to MDC hold time	t _{MDDXKH}	0	—	—	ns	—
MDC rise time	t _{MDCR}	—	—	10	ns	—



Table 50. JTAG AC Timing Specifications (Independent of SYSCLK)¹ (continued)

At recommended operating conditions (see Table 3).

Parameter	Symbol ²	Min	Мах	Unit	Notes
JTAG external clock to output high impedance:				ns	5
Boundary-scan data	t _{JTKLDZ}	3	19		
TDO	t _{JTKLOZ}	3	9		

Notes:

- 2. The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{JTDVKH} symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{JTG} clock reference (K) going to the high (H) state or setup time. Also, t_{JTDXKH} symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the t_{JTG} clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).}
- 3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- 4. Non-JTAG signal input timing with respect to t_{TCLK}.
- 5. Non-JTAG signal output timing with respect to t_{TCLK} .

Figure 34 provides the AC test load for TDO and the boundary-scan outputs.



Figure 34. AC Test Load for the JTAG Interface

Figure 35 provides the JTAG clock input timing diagram.



 $VM = Midpoint Voltage (OV_{DD}/2)$

Figure 35. JTAG Clock Input Timing Diagram

Figure 36 provides the TRST timing diagram.



All outputs are measured from the midpoint voltage of the falling/rising edge of t_{TCLK} to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-Ω load (see Figure 34). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.



High-Speed Serial Interfaces (HSSI)



Figure 48. Single-Ended Reference Clock Input DC Requirements

16.2.3 Interfacing With Other Differential Signaling Levels

With on-chip termination to SGND_SRDS*n* (xcorevss), the differential reference clocks inputs are HCSL (high-speed current steering logic) compatible DC-coupled.

Many other low voltage differential type outputs like LVDS (low voltage differential signaling) can be used but may need to be AC-coupled due to the limited common mode input range allowed (100 to 400 mV) for DC-coupled connection.

LVPECL outputs can produce signal with too large amplitude and may need to be DC-biased at clock driver output first, then followed with series attenuation resistor to reduce the amplitude, in addition to AC-coupling.

NOTE

Figure 49 through Figure 52 are for conceptual reference only. Due to the fact that clock driver chip's internal structure, output impedance and termination requirements are different between various clock driver chip manufacturers, it is very possible that the clock circuit reference designs provided by clock driver chip vendor are different from what is shown below. They might also vary from one vendor to the other. Therefore, Freescale Semiconductor can neither provide the optimal clock driver reference circuits, nor guarantee the correctness of the following clock driver connection reference circuits. The system designer is recommended to contact the selected clock driver chip vendor for the optimal reference circuits with the MPC8544E SerDes reference clock receiver requirement provided in this document.



Symbol	Parameter	Min	Nom	Мах	Unit	Comments	
V _{TX-RCV-DETECT}	Amount of voltage change allowed during receiver detection	_	_	600	mV	The total amount of voltage change that a transmitter can apply to sense whether a low impedance receiver is present. See Note 6.	
V _{TX-DC-CM}	TX DC common mode voltage	0	—	3.6	V	The allowed DC common mode voltage under any conditions. See Note 6.	
I _{TX-SHORT}	TX short circuit current limit	—	—	90	mA	The total current the transmitter can provide when shorted to its ground.	
T _{TX-IDLE-MIN}	Minimum time spent in electrical idle	50	_	_	UI	Minimum time a transmitter must be in electrical idle utilized by the receiver to start looking for an electrical idle exit after successfully receiving an electrical idle ordered set.	
T _{TX-IDLE-SET-TO-IDLE}	Maximum time to transition to a valid electrical idle after sending an electrical Idle ordered set	_	_	20	UI	After sending an electrical idle ordered set, the transmitter must meet all electrical idle specifications within this time. This is considered a debounce time for the transmitter to meet electrical idle after transitioning from LO.	
T _{TX} -IDLE-TO-DIFF-DATA	Maximum time to transition to valid TX specifications after leaving an electrical idle condition	_	_	20	UI	Maximum time to meet all TX specifications when transitioning from electrical idle to sending differential data. This is considered a debounce time for the TX to meet all TX specifications after leaving electrical idle.	
RL _{TX-DIFF}	Differential return loss	12	—	—	dB	Measured over 50 MHz to 1.25 GHz. See Note 4.	
RL _{TX-CM}	Common mode return loss	6	_	_	dB	Measured over 50 MHz to 1.25 GHz. See Note 4.	
Z _{TX-DIFF-DC}	DC differential TX impedance	80	100	120	Ω	TX DC differential mode low impedance.	
Z _{TX-DC}	Transmitter DC impedance	40	—	—	Ω	Required TX D+ as well as D– DC Impedance during all states.	
L _{TX-SKEW}	Lane-to-lane output skew	_	—	500 + 2 UI	ps	Static skew between any two transmitter lanes within a single link.	
C _{TX}	AC coupling capacitor	75	_	200	nF	All transmitters shall be AC coupled. Th AC coupling is required either within the media or within the transmitting compone itself.	



PCI Express

Table 60. Differential Receiver	[·] (RX) Input	Specifications	(continued)
---------------------------------	-------------------------	----------------	-------------

Symbol	Parameter	Min	Nom	Max	Units	Comments
T _{RX-EYE} -MEDIAN-to-MAX -JITTER	Maximum time between the jitter median and maximum deviation from the median		_	0.3	UI	Jitter is defined as the measurement variation of the crossing points ($V_{RX-DIFFp-p}$ = 0 V) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2, 3, and 7.
V _{RX-CM-ACp}	AC peak common mode input voltage	_	_	150	mV	$ \begin{split} & V_{RX-CM-ACp} = V_{RXD+} - V_{RXD-} \div 2 - \\ & V_{RX-CM-DC} \\ & V_{RX-CM-DC} = DC_{(avg)} \text{ of } V_{RX-D+} - V_{RX-D-} /2 \\ & See Note 2. \end{split} $
RL _{RX-DIFF}	Differential return loss	15	_	_	dB	Measured over 50 MHz to 1.25 GHz with the D+ and D– lines biased at +300 and –300 mV, respectively. See Note 4.
RL _{RX-CM}	Common mode return loss	6			dB	Measured over 50 MHz to 1.25 GHz with the D+ and D– lines biased at 0 V. See Note 4.
Z _{RX-DIFF-DC}	DC differential input impedance	80	100	120	Ω	RX DC differential mode impedance. See Note 5.
Z _{RX-DC}	DC input impedance	40	50	60	Ω	Required RX D+ as well as D– DC impedance (50 \pm 20% tolerance). See Notes 2 and 5.
Z _{RX-HIGH-IMP-DC}	Powered down DC input impedance	200 k	_	_	Ω	Required RX D+ as well as D– DC impedance when the receiver terminations do not have power. See Note 6.
V _{RX-IDLE-DET-DIFFp-p}	Electrical idle detect threshold	65	_	175	mV	$V_{RX-IDLE-DET-DIFFp-p} = 2 \times V_{RX-D+} - V_{RX-D-} $ Measured at the package pins of the receiver.
T _{RX-IDLE-DET-DIFF-} ENTERTIME	Unexpected electrical idle enter detect threshold integration time		_	10	ms	An unexpected electrical idle ($V_{RX-DIFFp-p}$ < $V_{RX-IDLE-DET-DIFFp-p}$) must be recognized no longer than $T_{RX-IDLE-DET-DIFF-ENTERING}$ to signal an unexpected idle condition.



PCI Express

The eye diagram must be valid for any 250 consecutive UIs.

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.

NOTE

The reference impedance for return loss measurements is 50 Ω to ground for both the D+ and D– line (that is, as measured by a vector network analyzer with 50- Ω probes, see Figure 57). Note that the series capacitors, CTX, are optional for the return loss measurement.



Figure 57. Minimum Receiver Eye Timing and Voltage Compliance Specification

17.5.1 Compliance Test and Measurement Load

The AC timing and voltage parameters must be verified at the measurement point, as specified within 0.2 inches of the package pins, into a test/measurement load shown in Figure 58.

NOTE

The allowance of the measurement point to be within 0.2 inches of the package pins is meant to acknowledge that package/board routing may benefit from D+ and D- not being exactly matched in length at the package pin boundary.



Figure 58. Compliance Test/Measurement Load



Signal	Package Pin Number	Pin Type	Power Supply	Notes
LCS6/DMA_DACK2	J16	0	BV _{DD}	1
LCS7/DMA_DDONE2	L18	0	BV _{DD}	1
LWE0/LBS0/LSDDQM[0]	J22	0	BV _{DD}	4, 8
LWE1/LBS1/LSDDQM[1]	H22	0	BV _{DD}	4, 8
LWE2/LBS2/LSDDQM[2]	H23	0	BV _{DD}	4, 8
LWE3/LBS3/LSDDQM[3]	H21	0	BV _{DD}	4, 8
LALE	J26	0	BV _{DD}	4, 7, 8
LBCTL	J25	0	BV _{DD}	4, 7, 8
LGPL0/LSDA10	J20	0	BV _{DD}	4, 8
LGPL1/LSDWE	К20	0	BV _{DD}	4, 8
LGPL2/LOE/LSDRAS	G20	0	BV _{DD}	4, 7, 8
LGPL3/LSDCAS	H18	0	BV _{DD}	4, 8
LGPL4/LGTA/LUPWAIT/ LPBSE	L20	I/O	BV _{DD}	28
LGPL5	К19	0	BV _{DD}	4, 8
LCKE	L17	0	BV _{DD}	—
LCLK[0:2]	H24, J24, H25	0	BV _{DD}	—
LSYNC_IN	D27	I	BV _{DD}	—
LSYNC_OUT	D28	0	BV _{DD}	—
	DMA			
DMA_DACK[0:1]	Y13, Y12	0	OV _{DD}	4, 8, 9
DMA_DREQ[0:1]	AA10, AA11	I	OV _{DD}	—
DMA_DDONE[0:1]	AA7, Y11	0	OV _{DD}	—
	Programmable Interrupt Contro	oller		·
UDE	AH15	I	OV _{DD}	—
MCP	AG18	I	OV _{DD}	—
IRQ[0:7]	AG22, AF17, AD21, AF19, AG17, AF16, AC23, AC22	I	OV _{DD}	_
IRQ[8]	AC19	I	OV _{DD}	—
IRQ[9]/DMA_DREQ3	AG20	I	OV _{DD}	1
IRQ[10]/DMA_DACK3	AE27	I/O	OV _{DD}	1
IRQ[11]/DMA_DDONE3	AE24	I/O	OV _{DD}	1
IRQ_OUT	AD14	0	OV _{DD}	2

Table 62. MPC8544E Pinout Listing (continued)



Table 62. MPC8544E Pinout Listing (continued	Table 62	. MPC8544E	Pinout	Listing	(continued
--	----------	------------	--------	---------	------------

Signal	Package Pin Number	Pin Type	Power Supply	Notes
UART_SIN[0:1]	AG7, AH6	I	OV _{DD}	—
UART_SOUT[0:1]	AH7, AF7	0	OV _{DD}	
	I ² C interface			•
IIC1_SCL	AG21	I/O	OV _{DD}	20
IIC1_SDA	AH21	I/O	OV _{DD}	20
IIC2_SCL	AG13	I/O	OV _{DD}	20
IIC2_SDA	AG14	I/O	OV _{DD}	20
	SerDes 1			
SD1_RX[0:7]	N28, P26, R28, T26, Y26, AA28, AB26, AC28	I	XV _{DD}	_
SD1_RX[0:7]	N27, P25, R27, T25, Y25, AA27, AB25, AC27	I	XV _{DD}	
SD1_TX[0:7]	M23, N21, P23, R21, U21, V23, W21, Y23	0	XV _{DD}	
SD1_TX[0:7]	M22, N20, P22, R20, U20, V22, W20, Y22	0	XV _{DD}	
SD1_PLL_TPD	V28	0	XV _{DD}	17
SD1_REF_CLK	U28	I	XV _{DD}	_
SD1_REF_CLK	U27	I	XV _{DD}	_
SD1_TST_CLK	T22		—	—
SD1_TST_CLK	Т23		—	—
	SerDes 2			
SD2_RX[0]	AD25	I	xv _{DD}	—
SD2_RX[2]	AD1	I	xv _{DD}	26
SD2_RX[3]	AB2	I	XV _{DD}	26
SD2_RX[0]	AD26	I	XV _{DD}	—
SD2_RX[2]	AC1	I	XV _{DD}	26
SD2_RX[3]	AA2	I	XV _{DD}	26
SD2_TX[0]	AA21	0	XV _{DD}	—
SD2_TX[2]	AC4	0	xv _{DD}	26
SD2_TX[3]	AA5	0	XV _{DD}	26
SD2_TX[0]	AA20	0	XV _{DD}	—
SD2_TX[2]	AB4	0	XV _{DD}	26
SD2_TX[3]	Y5	0	XV _{DD}	26
SD2_PLL_TPD	AG3	0	XV _{DD}	17
SD2_REF_CLK	AE2	I	XV _{DD}	—



19.6.2 Platform to FIFO Restrictions

Please note the following FIFO maximum speed restrictions based on platform speed. Refer to Section 4.4, "Platform to FIFO Restrictions," for additional information.

Platform Speed (MHz)	Maximum FIFO Speed for Reference Clocks TSEC <i>n</i> _TX_CLK, TSEC <i>n</i> _RX_CLK (MHz) ¹
533	126
400	94

Table 69. FIFO Maximum Speed Restrictions

Note:

1. FIFO speed should be less than 24% of the platform speed.

20 Thermal

This section describes the thermal specifications of the MPC8544E.

20.1 Thermal Characteristics

Table 70 provides the package thermal characteristics.

 Table 70. Package Thermal Characteristics

Characteristic	JEDEC Board	Symbol	Value	Unit	Notes
Junction-to-ambient natural convection	Single layer board (1s)	R_{\thetaJA}	26	°C/W	1, 2
Junction-to-ambient natural convection	Four layer board (2s2p)	$R_{ extsf{ heta}JA}$	21	°C/W	1, 2
Junction-to-ambient (@200 ft/min)	Single layer board (1s)	$R_{ extsf{ heta}JA}$	21	°C/W	1, 2
Junction-to-ambient (@200 ft/min)	Four layer board (2s2p)	$R_{ extsf{ heta}JA}$	17	°C/W	1, 2
Junction-to-board thermal	—	$R_{ extsf{ heta}JB}$	12	°C/W	3
Junction-to-case thermal	_	R_{\thetaJC}	<0.1	°C/W	4

Notes:

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance.

2. Per JEDEC JESD51-2 and JESD51-6 with the board (JESD51-9) horizontal.

3. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

4. Thermal resistance between the active surface of the die and the case top surface determined by the cold plate method (MIL SPEC-883 Method 1012.1) with the calculated case temperature. Actual thermal resistance is less than 0.1°C/W.





20.3.4 Temperature Diode

The MPC8544E has a temperature diode on the microprocessor that can be used in conjunction with other system temperature monitoring devices (such as Analog Devices, ADT7461TM). These devices use the negative temperature coefficient of a diode operated at a constant current to determine the temperature of the microprocessor and its environment. It is recommended that each device be individually calibrated.

The following are voltage forward biased range of the on-board temperature diode:

$$V_{f} > 0.40 V$$

 $V_{f} < 0.90 V$

An approximate value of the ideality may be obtained by calibrating the device near the expected operating temperature. The ideality factor is defined as the deviation from the ideal diode equation:

$$I_{fw} = \mathbf{I}_{\mathbf{s}} \boxed{e^{\frac{qV_f}{nKT}} - 1}$$

Another useful equation is:

$$\mathbf{V}_{\mathrm{H}} - \mathbf{V}_{\mathrm{L}} = \mathbf{n} \frac{\mathrm{KT}}{\mathrm{q}} \left[\mathbf{n} \frac{\mathrm{I}_{\mathrm{H}}}{\mathrm{I}_{\mathrm{L}}} \right]$$



21.9.1 Termination of Unused Signals

If the JTAG interface and COP header will not be used, Freescale recommends the following connections:

- TRST should be tied to HRESET through a 0-kΩ isolation resistor so that it is asserted when the system reset signal (HRESET) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. Freescale recommends that the COP header be designed into the system as shown in Figure 69. If this is not possible, the isolation resistor will allow future access to TRST in case a JTAG interface may need to be wired onto the system in future debug situations.
- No pull-up/pull-down is required for TDI, TMS, or TDO.

Figure 68 shows the COP connector physical pinout.



Figure 68. COP Connector Physical Pinout



System Design Information

Figure 69 shows the JTAG interface connection.



Notes:

- 1. The COP port and target board should be able to independently assert HRESET and TRST to the processor in order to fully control the processor as shown here.
- 2. Populate this with a 10- Ω resistor for short-circuit/current-limiting protection.
- 3. The KEY location (pin 14) is not physically present on the COP header.
- 4. Although pin 12 is defined as a No Connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
- This switch is included as a precaution for BSDL testing. The switch should be closed to position A during BSDL testing to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, this switch should be closed to position B.
- 6. Asserting SRESET causes a machine check interrupt to the e500 core.

Figure 69. JTAG Interface Connection