Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Obsolete
Core Processor	PowerPC e500
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	800MHz
Co-Processors/DSP	Signal Processing; SPE, Security; SEC
RAM Controllers	DDR, DDR2, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	-
USB	-
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8544evtang

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



MPC8544E Overview

- Two key (K1, K2, K1) or three key (K1, K2, K3)
- ECB and CBC modes for both DES and 3DES
- AESU—Advanced Encryption Standard unit
 - Implements the Rijndael symmetric key cipher
 - ECB, CBC, CTR, and CCM modes
 - 128-, 192-, and 256-bit key lengths
- AFEU—ARC four execution unit
 - Implements a stream cipher compatible with the RC4 algorithm
 - 40- to 128-bit programmable key
- MDEU—message digest execution unit
 - SHA with 160- or 256-bit message digest
 - MD5 with 128-bit message digest
 - HMAC with either algorithm
- KEU-Kasumi execution unit
 - Implements F8 algorithm for encryption and F9 algorithm for integrity checking
 - Also supports A5/3 and GEA-3 algorithms
- RNG—random number generator
- XOR engine for parity checking in RAID storage applications
- Dual I²C controllers
 - Two-wire interface
 - Multiple master support
 - Master or slave I²C mode support
 - On-chip digital filtering rejects spikes on the bus
- Boot sequencer
 - Optionally loads configuration data from serial ROM at reset via the I²C interface
 - Can be used to initialize configuration registers and/or memory
 - Supports extended I^2C addressing mode
 - Data integrity checked with preamble signature and CRC
- DUART
 - Two 4-wire interfaces (SIN, SOUT, $\overline{\text{RTS}}$, $\overline{\text{CTS}}$)
 - Programming model compatible with the original 16450 UART and the PC16550D
- Local bus controller (LBC)
 - Multiplexed 32-bit address and data bus operating at up to 133 MHz
 - Eight chip selects support eight external slaves
 - Up to eight-beat burst transfers
 - The 32-, 16-, and 8-bit port sizes are controlled by an on-chip memory controller.
 - Two protocol engines available on a per chip select basis:



Figure 2 shows the undershoot and overshoot voltages at the interfaces of the MPC8544E.



Figure 2. Overshoot/Undershoot Voltage for GV_{DD}/OV_{DD}/LV_{DD}/BV_{DD}/TV_{DD}

The core voltage must always be provided at nominal 1.0 V (see Table 2 for actual recommended core voltage). Voltage to the processor interface I/Os are provided through separate sets of supply pins and must be provided at the voltages shown in Table 2. The input voltage threshold scales with respect to the associated I/O supply voltage. OV_{DD} and LV_{DD} based receivers are simple CMOS I/O circuits and satisfy appropriate LVCMOS type specifications. The DDR2 SDRAM interface uses a single-ended differential receiver referenced the externally supplied MV_{REF} signal (nominally set to $GV_{DD}/2$) as is appropriate for the SSTL2 electrical signaling standard.



Electrical Characteristics

2.1.3 Output Driver Characteristics

Table 3 provides information on the characteristics of the output driver strengths.

Driver Type	Programmable Output Impedance (Ω)	Supply Voltage	Notes
Local bus interface utilities signals	25 35	BV _{DD} = 3.3 V BV _{DD} = 2.5 V	1
	45 (default) 45 (default) 125	BV _{DD} = 3.3 V BV _{DD} = 2.5 V BV _{DD} = 1.8 V	
PCI signals	25	OV _{DD} = 3.3 V	2
	42 (default)		
DDR signal	20	GV _{DD} = 2.5 V	—
DDR2 signal	16 32 (half strength mode)	GV _{DD} = 1.8 V	—
TSEC signals	42	LV _{DD} = 2.5/3.3 V	—
DUART, system control, JTAG	42	OV _{DD} = 3.3 V	—
l ² C	150	OV _{DD} = 3.3 V	—

Table 3. Output Drive Capability

Notes:

1. The drive strength of the local bus interface is determined by the configuration of the appropriate bits in PORIMPSCR.

2. The drive strength of the PCI interface is determined by the setting of the PCI_GNT1 signal at reset.

2.2 Power Sequencing

The device requires its power rails to be applied in specific sequence in order to ensure proper device operation. These requirements are as follows for power up:

- 1. V_{DD}, AV_{DD}, BV_{DD}, LV_{DD}, SV_{DD}, OV_{DD}, TV_{DD}, XV_{DD}
- 2. GV_{DD}

Note that all supplies must be at their stable values within 50 ms.

Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered sequentially such that voltage rails on a previous step must reach 90% of their value before the voltage rails on the current step reach 10% of theirs.

In order to guarantee MCKE low during power-up, the above sequencing for GV_{DD} is required. If there is no concern about any of the DDR signals being in an indeterminate state during power up, then the sequencing for GV_{DD} is not required.

From a system standpoint, if any of the I/O power supplies ramp prior to the V_{DD} core supply, the I/Os associated with that I/O supply may drive a logic one or zero during power-up, and extra current may be drawn by the device.

Power Characteristics



3 Power Characteristics

The estimated typical core power dissipation for the core complex bus (CCB) versus the core frequency for this family of PowerQUICC III devices is shown in Table 4.

Power Mode	Core Frequency (MHz)	Platform Frequency (MHz)	V _{DD} (V)	Junction Temperature (°C)	Power (W)	Notes
Typical	667	333	1.0	65	2.6	1, 2
Thermal				105	4.5	1, 3
Maximum					7.15	1, 4
Typical	800	400	1.0	65	2.9	1, 2
Thermal				105	4.8	1, 3
Maximum					7.35	1, 4
Typical	1000	400	1.0	65	3.6	1, 2
Thermal				105	5.3	1, 3
Maximum					7.5	1, 4
Typical	1067	533	1.0	65	3.9	1, 2
Thermal				105	6.0	1, 3
Maximum				105	7.7	1, 4

Table 4. MPC8544ECore Power Dissipation

Notes:

1. These values specify the power consumption at nominal voltage and apply to all valid processor bus frequencies and configurations. The values do not include power dissipation for I/O supplies.

- Typical power is an average value measured at the nominal recommended core voltage (V_{DD}) and 65°C junction temperature (see Table 2) while running the Dhrystone 2.1 benchmark.
- Thermal power is the average power measured at nominal core voltage (V_{DD}) and maximum operating junction temperature (see Table 2) while running the Dhrystone 2.1 benchmark.
- 4. Maximum power is the maximum power measured at nominal core voltage (V_{DD}) and maximum operating junction temperature (see Table 2) while running a smoke test which includes an entirely L1-cache-resident, contrived sequence of instructions which keep the execution unit maximally busy.

4 Input Clocks

This section contains the following subsections:

- Section 4.1, "System Clock Timing"
- Section 4.2, "Real-Time Clock Timing"
- Section 4.3, "eTSEC Gigabit Reference Clock Timing"
- Section 4.4, "Platform to FIFO Restrictions"
- Section 4.5, "Other Input Clocks"



Input Clocks

4.1 System Clock Timing

Table 5 provides the system clock (SYSCLK) AC timing specifications for the MPC8544E.

Table 5. SYSCLK AC Timing Specifications

At recommended operating conditions (see Table 2) with $OV_{DD} = 3.3 V \pm 165 mV$.

Parameter/Condition	Symbol	Min	Typical	Мах	Unit	Notes
SYSCLK frequency	f _{SYSCLK}	33	—	133	MHz	1
SYSCLK cycle time	t _{SYSCLK}	7.5	—	30.3	ns	_
SYSCLK rise and fall time	t _{KH} , t _{KL}	0.6	1.0	2.1	ns	2
SYSCLK duty cycle	t _{KHK} ∕t _{SYSCLK}	40	—	60	%	_
SYSCLK jitter	_	—	—	±150	ps	3, 4

Notes:

1. **Caution:** The CCB clock to SYSCLK ratio and e500 core to CCB clock ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB clock frequency do not exceed their respective maximum or minimum operating frequencies. Refer to Section 19.2, "CCB/SYSCLK PLL Ratio," and Section 19.3, "e500 Core PLL Ratio," for ratio settings.

2. Rise and fall times for SYSCLK are measured at 0.6 and 2.7 V.

3. This represents the total input jitter-short- and long-term.

4. The SYSCLK driver's closed loop jitter bandwidth should be <500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track SYSCLK drivers with the specified jitter.

4.1.1 SYSCLK and Spread Spectrum Sources

Spread spectrum clock sources are an increasingly popular way to control electromagnetic interference emissions (EMI) by spreading the emitted noise to a wider spectrum and reducing the peak noise magnitude in order to meet industry and government requirements. These clock sources intentionally add long-term jitter in order to diffuse the EMI spectral content. The jitter specification given in Table 5 considers short-term (cycle-to-cycle) jitter only and the clock generator's cycle-to-cycle output jitter should meet the MPC8544E input cycle-to-cycle jitter requirement. Frequency modulation and spread are separate concerns, and the MPC8544E is compatible with spread spectrum sources if the recommendations listed in Table 6 are observed.

Table 6. Spread Spectrum Clock Source Recommendations

At recommended operating conditions. See Table 2.

Parameter	Min	Мах	Unit	Notes
Frequency modulation	20	60	kHz	—
Frequency spread	0	1.0	%	1

Note:

1. SYSCLK frequencies resulting from frequency spreading, and the resulting core and VCO frequencies, must meet the minimum and maximum specifications given in Table 5.

It is imperative to note that the processor's minimum and maximum SYSCLK, core, and VCO frequencies must not be exceeded regardless of the type of clock source. Therefore, systems in which the processor is operated at its maximum rated e500 core frequency should avoid violating the stated limits by using down-spreading only.



DDR and DDR2 SDRAM

Table 16 provides the input AC timing specifications for the DDR SDRAM when $GV_{DD}(typ) = 2.5 V$.

Table 16. DDR SDRAM Input AC Timing Specifications for 2.5-V Interface

At recommended operating conditions.

Parameter	Symbol	Min	Мах	Unit	Notes
AC input low voltage	V _{IL}	—	MV _{REF} – 0.31	V	—
AC input high voltage	V _{IH}	MV _{REF} + 0.31	—	V	—

Table 17 provides the input AC timing specifications for the DDR SDRAM interface.

Table 17. DDR SDRAM Input AC Timing Specifications

At recommended operating conditions.

Parameter	Symbol	Min	Мах	Unit	Notes
Controller skew for MDQS—MDQ/MECC/MDM	t _{CISKEW}			ps	1, 2
533 MHz		-300	300		3
400 MHz		-365	365		—
333 MHz		-390	390		_

Notes:

1. t_{CISKEW} represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that will be captured with MDQS[n]. This should be subtracted from the total timing budget.

- 2. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t_{DISKEW} . This can be determined by the following equation: $t_{DISKEW} = \pm (T/4 abs(t_{CISKEW}))$, where T is the clock period and $abs(t_{CISKEW})$ is the absolute value of t_{CISKEW} . See Figure 3.
- 3. Maximum DDR1 frequency is 400 MHz.

Figure 3 shows the DDR SDRAM input timing diagram.



Figure 3. DDR SDRAM Input Timing Diagram (t_{DISKEW})



Enhanced Three-Speed Ethernet (eTSEC), MII Management

Parameter	Symbol	Min	Тур	Мах	Unit	Notes
Output differential voltage ^{2,3,5}	IV _{OD} I	323	500	725	mV	Equalization setting: 1.0x
		296	459	665		Equalization setting: 1.09x
		269	417	604		Equalization setting: 1.2x
		243	376	545		Equalization setting: 1.33x
		215	333	483		Equalization setting: 1.5x
		189	292	424		Equalization setting: 1.71x
		162	250	362		Equalization setting: 2.0x
Output offset voltage	V _{OS}	425	500	577.5	mV	1, 4
Output impedance (single ended)	R _O	40	—	60	Ω	—
Mismatch in a pair	ΔR_{O}	_	—	10	%	—
Change in V _{OD} between 0 and 1	$\Delta V_{OD} $	_	_	25	mV	_
Change in V_{OS} between 0 and 1	ΔV_{OS}	_		25	mV	_
Output current on short to GND	I _{SA} , I _{SB}			40	mA	

Table 24. DC Transmitter Electrical Characteristics (continued)

Notes:

1. This will not align to DC-coupled SGMII.

2. $|V_{OD}| = |V_{SD2_TXn} - V_{\overline{SD2_TXn}}|$. $|V_{OD}|$ is also referred as output differential peak voltage. $V_{TX-DIFFp-p} = 2*|V_{OD}|$.

3. The IV_{OD}I value shown in the table assumes the following transmit equalization setting in the XMITEQCD (for SerDes 2 lane 2 and 3) bit field of MPC8544E SerDes 2 control register 1:

•The MSbit (bit 0) of the above bit field is set to zero (selecting the full V_{DD-DIFF-p-p} amplitude—power up default);

•The LSbits (bit [1:3]) of the above bit field is set based on the equalization setting shown in this table.

4. V_{OS} is also referred to as output common mode voltage.

5. The $|V_{OD}|$ value shown in the Typ column is based on the condition of $XV_{DD_SRDS2-Typ} = 1.0$ V, no common mode offset variation ($V_{OS} = 500$ mV), SerDes2 transmitter is terminated with $100-\Omega$ differential load between SD2_TX[n] and SD2_TX[n].



Enhanced Three-Speed Ethernet (eTSEC), MII Management

Parameter		Symbol	Min	Тур	Max	Unit	Notes
Input differential voltage	LSTS = 0	V _{rx_diffpp}	100	—	1200	mV	2, 4
	LSTS = 1	1	175	—			
Loss of signal threshold	LSTS = 0	VI _{os}	30	—	100	mV	3, 4
	LSTS = 1	1	65	—	175		
Input AC common mode voltage		V _{cm_acpp}	—	—	100	mV	5.
Receiver differential input impedar	ice	Zrx_diff	80	—	120	Ω	
Receiver common mode input imp	edance	Zrx_cm	20	—	35	Ω	—
Common mode input voltage		Vcm	xcorevss	—	xcorevss	V	6

Table 25. DC Receiver Electrical Characteristics (continued)

Notes:

1. Input must be externally AC-coupled.

- 2. $V_{RX_DIFFp-p}$ is also referred to as peak-to-peak input differential voltage
- 3. The concept of this parameter is equivalent to the electrical idle detect threshold parameter in PCI Express. Refer to Section 17.4.3, "Differential Receiver (RX) Input Specifications," for further explanation.
- 4. The LSTS shown in this table refers to the LSTSCD bit field of MPC8544E SerDes 2 control register 1.
- 5. V_{CM ACp-p} is also referred to as peak-to-peak AC common mode voltage.
- 6. On-chip termination to SGND_SRDS2 (xcorevss).

8.4 SGMII AC Timing Specifications

This section describes the SGMII transmit and receive AC timing specifications. Transmitter and receiver characteristics are measured at the transmitter outputs ($SD2_TX[n]$ and $\overline{SD2_TX[n]}$) or at the receiver inputs ($SD2_RX[n]$ and $\overline{SD2_RX[n]}$) as depicted in Figure 10, respectively.

8.4.1 SGMII Transmit AC Timing Specifications

Table 26 provides the SGMII transmit AC timing targets. A source synchronous clock is not provided.

Table 26. SGMII Transmit AC Timing Specifications

At recommended operating conditions with XVDD_SRDS2 = $1.0 V \pm 5\%$.

Parameter	Symbol	Min	Тур	Мах	Unit	Notes
Deterministic jitter	J _D	—	—	0.17	UI p-p	—
Total jitter	J _T	—	—	0.35	UI p-p	—
Unit interval	UI	799.92	800	800.08	ps	2
V _{OD} fall time (80%–20%)	t _{fall}	50	—	120	ps	—
V _{OD} rise time (20%–80%)	t _{rise}	50	—	120	ps	—

Notes;

1. Source synchronous clock is not supported.

2. Each UI value is 800 ps \pm 100 ppm.



8.5.2.2 GMII Receive AC Timing Specifications

Table 31 provides the GMII receive AC timing specifications.

Table 31. GMII Receive AC Timing Specifications

At recommended operating conditions with L/TVDD of 3.3 V \pm 5% or 2.5 V \pm 5%

Parameter/Condition	Symbol ¹	Min	Тур	Max	Unit	Notes
RX_CLK clock period	t _{GRX}	_	8.0	_	ns	_
RX_CLK duty cycle	t _{GRXH} /t _{GRX}	35	_	65	%	—
RXD[7:0], RX_DV, RX_ER setup time to RX_CLK	t _{GRDVKH}	2.0	_	_	ns	—
RX_CLK to RXD[7:0], RX_DV, RX_ER hold time	t _{GRDXKH}	0.5		-	ns	—
RX_CLK clock rise (20%–80%)	t _{GRXR}			1.0	ns	—
RX_CLK clock fall time (80%–20%)	t _{GRXF}	_	_	1.0	ns	_

Note:

1. The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{GRDVKH} symbolizes GMII receive timing (GR) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{RX} clock reference (K) going to the high state (H) or setup time. Also, t_{GRDXKL} symbolizes GMII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{GRX} clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{GRX} represents the GMII (G) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).}

Figure 14 provides the AC test load for eTSEC.



Figure 14. eTSEC AC Test Load

Figure 15 shows the GMII receive AC timing diagram.



Figure 15. GMII Receive AC Timing Diagram

8.6 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.



Enhanced Three-Speed Ethernet (eTSEC), MII Management

A summary of the single-clock TBI mode AC specifications for receive appears in Table 36.

Table 36. TBI Single-Clock Mode Receive AC Timing Specification

Parameter/Condition	Symbol	Min	Тур	Мах	Unit	Notes
RX_CLK clock period	t _{TRR}	7.5	8.0	8.5	ns	—
RX_CLK duty cycle	t _{TRRH}	40	50	60	%	—
RX_CLK peak-to-peak jitter	t _{TRRJ}	—	—	250	ps	—
Rise time RX_CLK (20%-80%)	t _{TRRR}	—	—	1.0	ns	—
Fall time RX_CLK (80%–20%)	t _{TRRF}	—	—	1.0	ns	—
RCG[9:0] setup time to RX_CLK rising edge	t _{TRRDV}	2.0	—	_	ns	—
RCG[9:0] hold time to RX_CLK rising edge	t _{TRRDX}	1.0	—	—	ns	—

A timing diagram for TBI receive appears in Figure 21.



Figure 21. TBI Single-Clock Mode Receive AC Timing Diagram

8.7.4 RGMII and RTBI AC Timing Specifications

Table 37 presents the RGMII and RTBI AC timing specifications.

Table 37. RGMII and RTBI AC Timing Specifications

At recommended operating conditions with L/TV_{DD} of 2.5 V \pm 5%.

Parameter/Condition	Symbol ¹	Min	Тур	Мах	Unit	Notes
Data to clock output skew (at transmitter)	t _{SKRGT_TX}	-500	0	500	ps	5
Data to clock input skew (at receiver)	t _{SKRGT_RX}	1.0	—	2.8	ns	2
Clock period duration	t _{RGT}	7.2	8.0	8.8	ns	3
Duty cycle for 10BASE-T and 100BASE-TX	t _{RGTH} /t _{RGT}	40	50	60	%	3, 4
Rise time (20%–80%)	t _{RGTR}	—	—	0.75	ns	—



Table 37. RGMII and RTBI AC Timing Specifications (continued)

At recommended operating conditions with L/TV_{DD} of 2.5 V \pm 5%.

Parameter/Condition	Symbol ¹	Min	Тур	Max	Unit	Notes
Fall time (20%–80%)	t _{RGTF}	—		0.75	ns	—

Notes:

- In general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of t_{RGT} represents the TBI (T) receive (RX) clock. Note also that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).
- 2. This implies that PC board design will require clocks to be routed such that an additional trace delay of greater than 1.5 ns will be added to the associated clock signal.
- 3. For 10 and 100 Mbps, t_{BGT} scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.
- 4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t_{RGT} of the lowest speed transitioned between.
- 5. Guaranteed by design.

Figure 22 shows the RGMII and RTBI AC timing and multiplexing diagrams.



Figure 22. RGMII and RTBI AC Timing and Multiplexing Diagrams



Parameter	Symbol ¹	Min	Max	Unit	Notes
Local bus clock to output high impedance for LAD/LDP	t _{LBKHOZ2}	_	2.6	ns	5

Notes:

- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{LBIXKH1} symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t_{LBK} clock reference (K) goes high (H), in this case for clock one (1). Also, t_{LBKHOX} symbolizes local bus timing (LB) for the t_{LBK} clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
 </sub>
- 2. All timings are in reference to LSYNC_IN for PLL enabled and internal local bus clock for PLL bypass mode.
- 3. All signals are measured from $BV_{DD}/2$ of the rising edge of LSYNC_IN for PLL enabled or internal local bus clock for PLL bypass mode to $0.4 \times BV_{DD}$ of the signal in question for 1.8-V signaling levels.
- 4. Input timings are measured at the pin.
- 5. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- t_{LBOTOT} is a measurement of the minimum time between the negation of LALE and any change in LAD. t_{LBOTOT} is programmed with the LBCR[AHD] parameter.
- 7. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at BV_{DD}/2.

Figure 27 provides the AC test load for the local bus.



Figure 27. Local Bus AC Test Load



Figure 28 through Figure 33 show the local bus signals.



Table 48 describes the general timing parameters of the local bus interface at V_{DD} = 3.3 V DC with PLL disabled.

Parameter	Symbol ¹	Min	Max	Unit	Notes
Local bus cycle time	t _{LBK}	12	_	ns	2
Local bus duty cycle	t _{LBKH/} t _{LBK}	43	57	%	_
Internal launch/capture clock to LCLK delay	t _{LBKHKT}	1.2	4.9	ns	_
Input setup to local bus clock (except LUPWAIT)	t _{LBIVKH1}	7.4	_	ns	4, 5
LUPWAIT input setup to local bus clock	t _{LBIVKL2}	6.75	_	ns	4, 5
Input hold from local bus clock (except LUPWAIT)	t _{LBIXKH1}	-0.2	_	ns	4, 5
LUPWAIT input hold from local bus clock	t _{LBIXKL2}	-0.2	_	ns	4, 5
LALE output transition to LAD/LDP output transition (LATCH hold time)	t _{lbotot}	1.5	—	ns	6
Local bus clock to output valid (except LAD/LDP and LALE)	t _{LBKLOV1}	—	1.6	ns	_

Table 48. Local Bus General Timing Parameters—PLL Bypassed



Figure 49 shows the SerDes reference clock connection reference circuits for HCSL type clock driver. It assumes that the DC levels of the clock driver chip is compatible with MPC8544E SerDes reference clock input's DC requirement.



Figure 49. DC-Coupled Differential Connection with HCSL Clock Driver (Reference Only)

Figure 50 shows the SerDes reference clock connection reference circuits for LVDS type clock driver. Since LVDS clock driver's common mode voltage is higher than the MPC8544E SerDes reference clock input's allowed range (100 to 400mV), AC-coupled connection scheme must be used. It assumes the LVDS output driver features $50-\Omega$ termination resistor. It also assumes that the LVDS transmitter establishes its own common mode level without relying on the receiver or other external component.



Figure 50. AC-Coupled Differential Connection with LVDS Clock Driver (Reference Only)

Figure 51 shows the SerDes reference clock connection reference circuits for LVPECL type clock driver. Since LVPECL driver's DC levels (both common mode voltages and output swing) are incompatible with MPC8544E SerDes reference clock input's DC requirement, AC-coupling has to be used. Figure 51



Package Description

Table 62. MPC8544E Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes		
Ethernet Management Interface						
EC_MDC	AC7	0	OV _{DD}	4, 8, 14		
EC_MDIO	Y9	I/O	OV _{DD}	—		
	Gigabit Reference Clock					
EC_GTX_CLK125	Т2	I	LV _{DD}	—		
	Three-Speed Ethernet Controller (Gigab	it Ethernet 1)				
TSEC1_RXD[7:0]	U10, U9, T10, T9, U8, T8, T7, T6	I	LV _{DD}			
TSEC1_TXD[7:0]	T5, U5, V5, V3, V2, V1, U2, U1	0	LV _{DD}	4, 8, 14		
TSEC1_COL	R5	I	LV _{DD}	—		
TSEC1_CRS	Τ4	I/O	LV _{DD}	16		
TSEC1_GTX_CLK	Т1	0	LV _{DD}	—		
TSEC1_RX_CLK	V7	I	LV _{DD}	—		
TSEC1_RX_DV	U7	I	LV _{DD}	—		
TSEC1_RX_ER	R9	I	LV _{DD}	4, 8		
TSEC1_TX_CLK	V6	I	LV _{DD}	—		
TSEC1_TX_EN	U4	0	LV _{DD}	22		
TSEC1_TX_ER	ТЗ	0	LV _{DD}			
	Three-Speed Ethernet Controller (Gigab	it Ethernet 3)				
TSEC3_RXD[7:0]	P11, N11, M11, L11, R8, N10, N9, P10	I	LV _{DD}	—		
TSEC3_TXD[7:0]	M7, N7, P7, M8, L7, R6, P6, M6	0	LV _{DD}	4, 8, 14		
TSEC3_COL	M9	I	LV _{DD}	—		
TSEC3_CRS	L9	I/O	LV _{DD}	16		
TSEC3_GTX_CLK	R7	0	LV _{DD}	—		
TSEC3_RX_CLK	Р9	I	LV _{DD}	—		
TSEC3_RX_DV	P8	I	LV _{DD}	—		
TSEC3_RX_ER	R11	I	LV _{DD}	—		
TSEC3_TX_CLK	L10	I	LV _{DD}	—		
TSEC3_TX_EN	N6	0	LV _{DD}	22		
TSEC3_TX_ER	L8	0	LV _{DD}	4, 8		
DUART						
UART_CTS[0:1]	AH8, AF6	I	OV _{DD}	_		
UART_RTS[0:1]	AG8, AG9	0	OV _{DD}	—		



Package Description

Signal	Package Pin Number	Pin Type	Power Supply	Notes
V _{DD}	L16, L14, M13, M15, M17, N12, N14, N16, N18, P13, P15, P17, R12, R14, R16, R18, T13, T15, T17, U12, U14, U16, U18,	Power for core (1.0 V)	V _{DD}	_
SVDD_SRDS	M27, N25, P28, R24, R26, T24, T27, U25, W24, W26, Y24, Y27, AA25, AB28, AD27	Core power for SerDes 1 transceivers (1.0 V)	SV _{DD}	_
SVDD_SRDS2	AB1, AC26, AD2, AE26, AG2	Core power for SerDes 2 transceivers (1.0 V)	SV _{DD}	_
XVDD_SRDS	M21, N23, P20, R22, T20, U23, V21, W22, Y20	Pad power for SerDes 1 transceivers (1.0 V)	XV _{DD}	_
XVDD_SRDS2	Y6, AA6, AA23, AF5, AG5	Pad power for SerDes 2 transceivers (1.0 V)	XV _{DD}	_
XGND_SRDS	M20, M24, N22, P21, R23, T21, U22, V20, W23, Y21	_	_	—
XGND_SRDS2	Y4, AA4, AA22, AD4, AE4, AH4	—	_	_
SGND_SRDS	M28, N26, P24, P27, R25, T28, U24, U26, V24, W25, Y28, AA24, AA26, AB24, AB27, AC24, AD28		_	_
AGND_SRDS	V27	SerDes PLL GND	_	
SGND_SRDS2	Y2, AA1, AB3, AC2, AC3, AC25, AD3, AD24, AE3, AE1, AE25, AF3, AH2	_	_	_
AGND_SRDS2	AF1	SerDes PLL GND	_	_
AVDD_LBIU	C28	Power for local bus PLL (1.0 V)	_	19
AVDD_PCI1	AH20	Power for PCI PLL (1.0 V)		19
AVDD_CORE	AH14	Power for e500 PLL (1.0 V)	_	19
AVDD_PLAT	AH18	Power for CCB PLL (1.0 V)	_	19

Table 62. MPC8544E Pinout Listing (continued)





20.3.4 Temperature Diode

The MPC8544E has a temperature diode on the microprocessor that can be used in conjunction with other system temperature monitoring devices (such as Analog Devices, ADT7461TM). These devices use the negative temperature coefficient of a diode operated at a constant current to determine the temperature of the microprocessor and its environment. It is recommended that each device be individually calibrated.

The following are voltage forward biased range of the on-board temperature diode:

$$V_{f} > 0.40 V$$

 $V_{f} < 0.90 V$

An approximate value of the ideality may be obtained by calibrating the device near the expected operating temperature. The ideality factor is defined as the deviation from the ideal diode equation:

$$I_{fw} = \mathbf{I}_{\mathbf{s}} \boxed{e^{\frac{qV_f}{nKT}} - 1}$$

Another useful equation is:

$$\mathbf{V}_{\mathrm{H}} - \mathbf{V}_{\mathrm{L}} = \mathbf{n} \frac{\mathrm{KT}}{\mathrm{q}} \left[\mathbf{n} \frac{\mathrm{I}_{\mathrm{H}}}{\mathrm{I}_{\mathrm{L}}} \right]$$



Note the following:

- AV_{DD} SRDS should be a filtered version of SV_{DD}.
- Signals on the SerDes interface are fed from the XV_{DD} power plane.

21.3 Decoupling Recommendations

Due to large address and data buses, and high operating frequencies, the device can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC8544E system, and the device itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each V_{DD} , TV_{DD} , BV_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} pin of the device. These decoupling capacitors should receive their power from separate V_{DD} , TV_{DD} , BV_{DD} , OV_{DD} , TV_{DD} , BV_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} ; and GND power planes in the PCB, utilizing short low impedance traces to minimize inductance. Capacitors may be placed directly under the device using a standard escape pattern. Others may surround the part.

These capacitors should have a value of 0.01 or 0.1 μ F. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the V_{DD} , TV_{DD} , BV_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors—100–330 μ F (AVX TPS tantalum or Sanyo OSCON). However, customers should work directly with their power regulator vendor for best values and types and quantity of bulk capacitors.

21.4 SerDes Block Power Supply Decoupling Recommendations

The SerDes block requires a clean, tightly regulated source of power (SV_{DD} and XV_{DD}) to ensure low jitter on transmit and reliable recovery of data in the receiver. An appropriate decoupling scheme is outlined below.

Only surface mount technology (SMT) capacitors should be used to minimize inductance. Connections from all capacitors to power and ground should be done with multiple vias to further reduce inductance.

- First, the board should have at least 10 × 10-nF SMT ceramic chip capacitors as close as possible to the supply balls of the device. Where the board has blind vias, these capacitors should be placed directly below the chip supply and ground connections. Where the board does not have blind vias, these capacitors should be placed in a ring around the device as close to the supply and ground connections as possible.
- Second, there should be a $1-\mu F$ ceramic chip capacitor on each side of the device. This should be done for all SerDes supplies.
- Third, between the device and any SerDes voltage regulator there should be a $10-\mu$ F, low equivalent series resistance (ESR) SMT tantalum chip capacitor and a $100-\mu$ F, low ESR SMT tantalum chip capacitor. This should be done for all SerDes supplies.



System Design Information

21.5 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. All unused active low inputs should be tied to V_{DD} , TV_{DD} , BV_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} as required. All unused active high inputs should be connected to GND. All NC (no connect) signals must remain unconnected. Power and ground connections must be made to all external V_{DD} , TV_{DD} , BV_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} , BV_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} , and GND pins of the device.

21.6 Pull-Up and Pull-Down Resistor Requirements

The MPC8544E requires weak pull-up resistors (2–10 k Ω is recommended) on open drain type pins including I²C pins and MPIC interrupt pins.

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 69. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion will give unpredictable results.

The following pins must NOT be pulled down during power-on reset: TSEC3_TXD[3], <u>HRESET_REQ</u>, TRIG_OUT/READY/QUIESCE, MSRCID[2:4], ASLEEP. The <u>DMA_DACK[0:1]</u> and <u>TEST_SEL</u> pins must be set to a proper state during POR configuration. Refer to the pinout listing table (Table 62) for more details. Refer to the *PCI 2.2 Local Bus Specifications*, for all pullups required for PCI.

21.7 Output Buffer DC Impedance

The MPC8544E drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for I²C). To measure Z_0 for the single-ended drivers, an external resistor is connected from the chip pad to OV_{DD} or GND. Then, the value of each resistor is varied until the pad voltage is $OV_{DD}/2$ (see Figure 67). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and R_P is trimmed until the voltage at the pad equals $OV_{DD}/2$. R_P then becomes the



How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, and PowerQUICC are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2008-2011, 2014-2015 Freescale Semiconductor, Inc.



Document Number: MPC8544EEC Rev. 8 09/2015

