



Welcome to [E-XFL.COM](#)

Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| | |
|---------------------------------|---|
| Product Status | Obsolete |
| Core Processor | PowerPC e500 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 667MHz |
| Co-Processors/DSP | Signal Processing; SPE |
| RAM Controllers | DDR, DDR2, SDRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100/1000Mbps (2) |
| SATA | - |
| USB | - |
| Voltage - I/O | 1.8V, 2.5V, 3.3V |
| Operating Temperature | 0°C ~ 105°C (TA) |
| Security Features | - |
| Package / Case | 783-BBGA, FCBGA |
| Supplier Device Package | 783-FCPBGA (29x29) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8544vjalfa |


Table 2. Recommended Operating Conditions (continued)

| Characteristic | | Symbol | Recommended Value | Unit | Notes |
|--|--|------------------------|---|------|-------|
| Three-speed Ethernet I/O voltage | | LV_{DD} (eTSEC1) | 3.3 V \pm 165 mV 2.5 V \pm 125 mV | V | 4 |
| | | TV_{DD} (eTSEC3) | 3.3 V \pm 165 mV 2.5 V \pm 125 mV | | |
| PCI, DUART, PCI Express, system control and power management, I ² C, and JTAG I/O voltage | | OV_{DD} | 3.3 V \pm 165 mV | V | 3 |
| Local bus I/O voltage | | BV_{DD} | 3.3 V \pm 165 mV 2.5 V \pm 125 mV 1.8 V \pm 90 mV | V | 5 |
| Input voltage | DDR and DDR2 DRAM signals | MV_{IN} | GND to GV_{DD} | V | 2 |
| | DDR and DDR2 DRAM reference | MV_{REF} | GND to $GV_{DD}/2$ | V | 2 |
| | Three-speed Ethernet signals | LV_{IN} TV_{IN} | GND to LV_{DD} GND to TV_{DD} | V | 4 |
| | Local bus signals | BV_{IN} | GND to BV_{DD} | V | 5 |
| | PCI, Local bus, DUART, SYSCLK, system control and power management, I ² C, and JTAG signals | OV_{IN} | GND to OV_{DD} | V | 3 |
| Junction temperature range | | T_j | 0 to 105 | °C | — |

Notes:

1. This voltage is the input to the filter discussed in [Section 21.2, “PLL Power Supply Filtering,”](#) and not necessarily the voltage at the AV_{DD} pin, which may be reduced from V_{DD} by the filter.
2. **Caution:** MV_{IN} must not exceed GV_{DD} by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
3. **Caution:** OV_{IN} must not exceed OV_{DD} by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
4. **Caution:** T/LV_{IN} must not exceed T/LV_{DD} by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
5. **Caution:** BV_{IN} must not exceed BV_{DD} by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.

Figure 2 shows the undershoot and overshoot voltages at the interfaces of the MPC8544E.



Notes:

1. t_{CLOCK} refers to the clock period associated with the respective interface:
For I²C and JTAG, t_{CLOCK} references SYSCLK.
For DDR, t_{CLOCK} references MCLK.
For eTSEC, t_{CLOCK} references EC_GTX_CLK125.
For LBIU, t_{CLOCK} references LCLK.
For PCI, t_{CLOCK} references PCI_CLK or SYSCLK.
2. Please note that with the PCI overshoot allowed (as specified above), the device does not fully comply with the maximum AC ratings and device protection guideline outlined in Section 4.2.2.3 of the *PCI 2.2 Local Bus Specifications*.

Figure 2. Overshoot/Undershoot Voltage for GV_{DD}/OV_{DD}/LV_{DD}/BV_{DD}/TV_{DD}

The core voltage must always be provided at nominal 1.0 V (see Table 2 for actual recommended core voltage). Voltage to the processor interface I/Os are provided through separate sets of supply pins and must be provided at the voltages shown in Table 2. The input voltage threshold scales with respect to the associated I/O supply voltage. OV_{DD} and LV_{DD} based receivers are simple CMOS I/O circuits and satisfy appropriate LVCMOS type specifications. The DDR2 SDRAM interface uses a single-ended differential receiver referenced the externally supplied MV_{REF} signal (nominally set to GV_{DD}/2) as is appropriate for the SSTL2 electrical signaling standard.

4.5 Other Input Clocks

For information on the input clocks of other functional blocks of the platform such as SerDes, and eTSEC, see the specific section of this document.

5 RESET Initialization

This section describes the AC electrical specifications for the RESET initialization timing requirements of the MPC8544E. [Table 8](#) provides the RESET initialization AC timing specifications for the DDR SDRAM component(s).

Table 8. RESET Initialization Timing Specifications¹

| Parameter/Condition | Min | Max | Unit | Notes |
|---|-----|-----|---------------|-------|
| Required assertion time of $\overline{\text{HRESET}}$ | 100 | — | μs | — |
| Minimum assertion time for $\overline{\text{SRESET}}$ | 3 | — | SYSCLKs | 1 |
| PLL input setup time with stable SYSCLK before $\overline{\text{HRESET}}$ negation | 100 | — | μs | — |
| Input setup time for POR configs (other than PLL config) with respect to negation of $\overline{\text{HRESET}}$ | 4 | — | SYSCLKs | 1 |
| Input hold time for all POR configs (including PLL config) with respect to negation of $\overline{\text{HRESET}}$ | 2 | — | SYSCLKs | 1 |
| Maximum valid-to-high impedance time for actively driven POR configs with respect to negation of $\overline{\text{HRESET}}$ | — | 5 | SYSCLKs | 1 |

Note:

1. SYSCLK is the primary clock input for the MPC8544E.

[Table 9](#) provides the PLL lock times.

Table 9. PLL Lock Times

| Parameter/Condition | Min | Max | Unit | Notes |
|----------------------------------|-----|-----|---------------|-------|
| Core and platform PLL lock times | — | 100 | μs | — |
| Local bus PLL | — | 50 | μs | — |
| PCI bus lock time | — | 50 | μs | — |

6 DDR and DDR2 SDRAM

This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the MPC8544E. Note that DDR SDRAM is $\text{GV}_{\text{DD}}(\text{typ}) = 2.5 \text{ V}$ and DDR2 SDRAM is $\text{GV}_{\text{DD}}(\text{typ}) = 1.8 \text{ V}$.

8.5.2.2 GMII Receive AC Timing Specifications

Table 31 provides the GMII receive AC timing specifications.

Table 31. GMII Receive AC Timing Specifications

At recommended operating conditions with L/TVDD of 3.3 V \pm 5% or 2.5 V \pm 5%

| Parameter/Condition | Symbol ¹ | Min | Typ | Max | Unit | Notes |
|---|---------------------|-----|-----|-----|------|-------|
| RX_CLK clock period | t_{GRX} | — | 8.0 | — | ns | — |
| RX_CLK duty cycle | t_{GRXH}/t_{GRX} | 35 | — | 65 | % | — |
| RXD[7:0], RX_DV, RX_ER setup time to RX_CLK | t_{GRDVKH} | 2.0 | — | — | ns | — |
| RX_CLK to RXD[7:0], RX_DV, RX_ER hold time | t_{GRDXKH} | 0.5 | — | — | ns | — |
| RX_CLK clock rise (20%–80%) | t_{GRXR} | — | — | 1.0 | ns | — |
| RX_CLK clock fall time (80%–20%) | t_{GRXF} | — | — | 1.0 | ns | — |

Note:

1. The symbols used for timing specifications follow the pattern of $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$ for inputs and $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$ for outputs. For example, t_{GRDVKH} symbolizes GMII receive timing (GR) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{RX} clock reference (K) going to the high state (H) or setup time. Also, t_{GRDXKL} symbolizes GMII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{GRX} clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{GRX} represents the GMII (G) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 14 provides the AC test load for eTSEC.




Figure 14. eTSEC AC Test Load

Figure 15 shows the GMII receive AC timing diagram.




Figure 15. GMII Receive AC Timing Diagram

8.6 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

9 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals MDIO (management data input/output) and MDC (management data clock). The electrical characteristics for GMII, RGMII, RMII, TBI, and RTBI are specified in “[Section 8, “Enhanced Three-Speed Ethernet \(eTSEC\), MII Management.”](#)”

9.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in [Table 40](#).

Table 40. MII Management DC Electrical Characteristics

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|-----------|-------|-------|---------------|-------|
| Supply voltage (3.3 V) | OV_{DD} | 3.135 | 3.465 | V | — |
| Output high voltage ($OV_{DD} = \text{Min}$, $I_{OH} = -1.0 \text{ mA}$) | V_{OH} | 2.10 | 3.60 | V | — |
| Output low voltage ($OV_{DD} = \text{Min}$, $I_{OL} = 1.0 \text{ mA}$) | V_{OL} | GND | 0.50 | V | — |
| Input high voltage | V_{IH} | 1.95 | — | V | — |
| Input low voltage | V_{IL} | — | 0.90 | V | — |
| Input high current ($OV_{DD} = \text{Max}$, $V_{IN} = 2.1 \text{ V}$) | I_{IH} | — | 40 | μA | 1 |
| Input low current ($OV_{DD} = \text{Max}$, $V_{IN} = 0.5 \text{ V}$) | I_{IL} | -600 | — | μA | — |

Note:

1. The symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in [Table 1](#) and [Table 2](#).

9.2 MII Management AC Electrical Specifications

[Table 41](#) provides the MII management AC timing specifications.

Table 41. MII Management AC Timing Specifications

At recommended operating conditions with OV_{DD} is 3.3 V \pm 5%.

| Parameter/Condition | Symbol ¹ | Min | Typ | Max | Unit | Notes |
|----------------------------|---------------------|--------------------------------|-----|--------------------------------|------|-------|
| MDC frequency | f_{MDC} | — | 2.5 | — | MHz | 2 |
| MDC period | t_{MDC} | — | 400 | — | ns | — |
| MDC clock pulse width high | t_{MDCH} | 32 | — | — | ns | — |
| MDC to MDIO delay | t_{MDKHDX} | $(16 \times t_{plb_clk}) - 3$ | — | $(16 \times t_{plb_clk}) + 3$ | ns | 3, 4 |
| MDIO to MDC setup time | t_{MDDVKH} | 5 | — | — | ns | — |
| MDIO to MDC hold time | t_{MDDXKH} | 0 | — | — | ns | — |
| MDC rise time | t_{MDCR} | — | — | 10 | ns | — |

10 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8544E.

10.1 Local Bus DC Electrical Characteristics

Table 42 provides the DC electrical characteristics for the local bus interface operating at $BV_{DD} = 3.3 \text{ V DC}$.

Table 42. Local Bus DC Electrical Characteristics (3.3 V DC)

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|----------|------|-----------------|---------------|-------|
| High-level input voltage | V_{IH} | 2 | $BV_{DD} + 0.3$ | V | — |
| Low-level input voltage | V_{IL} | -0.3 | 0.8 | V | — |
| Input current ($BV_{IN} = 0 \text{ V}$ or $BV_{IN} = BV_{DD}$) | I_{IN} | — | ± 5 | μA | 1 |
| High-level output voltage ($BV_{DD} = \text{min}$, $I_{OH} = -2 \text{ mA}$) | V_{OH} | 2.4 | — | V | — |
| Low-level output voltage ($BV_{DD} = \text{min}$, $I_{OL} = 2 \text{ mA}$) | V_{OL} | — | 0.4 | V | — |

Note:

1. The symbol BV_{IN} , in this case, represents the BV_{IN} symbol referenced in Table 1 and Table 2.

Table 43 provides the DC electrical characteristics for the local bus interface operating at $BV_{DD} = 2.5 \text{ V DC}$.

Table 43. Local Bus DC Electrical Characteristics (2.5 V DC)

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|----------|------|-----------------|---------------|-------|
| High-level input voltage | V_{IH} | 1.70 | $BV_{DD} + 0.3$ | V | — |
| Low-level input voltage | V_{IL} | -0.3 | 0.7 | V | — |
| Input current ($BV_{IN} = 0 \text{ V}$ or $BV_{IN} = BV_{DD}$) | I_{IN} | — | ± 15 | μA | 1 |
| High-level output voltage ($BV_{DD} = \text{min}$, $I_{OH} = -1 \text{ mA}$) | V_{OH} | 2.0 | — | V | — |
| Low-level output voltage ($BV_{DD} = \text{min}$, $I_{OL} = 1 \text{ mA}$) | V_{OL} | — | 0.4 | V | — |

Note:

1. The symbol BV_{IN} , in this case, represents the BV_{IN} symbol referenced in Table 1 and Table 2.

Table 44 provides the DC electrical characteristics for the local bus interface operating at $BV_{DD} = 1.8 \text{ V DC}$.

Table 44. Local Bus DC Electrical Characteristics (1.8 V DC)

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|----------|------|-----------------|---------------|-------|
| High-level input voltage | V_{IH} | 1.3 | $BV_{DD} + 0.3$ | V | — |
| Low-level input voltage | V_{IL} | -0.3 | 0.6 | V | — |
| Input current ($BV_{IN} = 0 \text{ V}$ or $BV_{IN} = BV_{DD}$) | I_{IN} | — | ± 15 | μA | 1 |

Table 46. Local Bus General Timing Parameters (BV_{DD} = 2.5 V)—PLL Enabled (continued)

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|--|----------------------|-----|-----|------|-------|
| Local bus clock to output high impedance for LAD/LDP | t _{LBKHOZ2} | — | 2.6 | ns | 5 |

Notes:

- The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state)} for inputs and t_{(First two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{LBIXKH1} symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t_{LBK} clock reference (K) goes high (H), in this case for clock one (1). Also, t_{LBKHOX} symbolizes local bus timing (LB) for the t_{LBK} clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
- All timings are in reference to LSYNC_IN for PLL enabled and internal local bus clock for PLL bypass mode.
- All signals are measured from BV_{DD}/2 of the rising edge of LSYNC_IN for PLL enabled or internal local bus clock for PLL bypass mode to 0.4 × BV_{DD} of the signal in question for 2.5-V signaling levels.
- Input timings are measured at the pin.
- For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- t_{LBOTOT} is a measurement of the minimum time between the negation of LALE and any change in LAD. t_{LBOTOT} is programmed with the LBCR[AHD] parameter.
- Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at BV_{DD}/2.

Table 47 describes the general timing parameters of the local bus interface at BV_{DD} = 1.8 V DC.

Table 47. Local Bus General Timing Parameters (BV_{DD} = 1.8 V DC)

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|---|-------------------------------------|-----|-----|------|-------|
| Local bus cycle time | t _{LBK} | 7.5 | 12 | ns | 2 |
| Local bus duty cycle | t _{LBKH} /t _{LBK} | 43 | 57 | % | — |
| LCLK[n] skew to LCLK[m] or LSYNC_OUT | t _{LBKSKEW} | — | 150 | ps | 7 |
| Input setup to local bus clock (except LUPWAIT) | t _{LBIVKH1} | 2.6 | — | ns | 3, 4 |
| LUPWAIT input setup to local bus clock | t _{LBIVKH2} | 1.9 | — | ns | 3, 4 |
| Input hold from local bus clock (except LUPWAIT) | t _{LBIXKH1} | 1.1 | — | ns | 3, 4 |
| LUPWAIT input hold from local bus clock | t _{LBIXKH2} | 1.1 | — | ns | 3, 4 |
| LALE output transition to LAD/LDP output transition (LATCH setup and hold time) | t _{LBOTOT} | 1.2 | — | ns | 6 |
| Local bus clock to output valid (except LAD/LDP and LALE) | t _{LBKHOV1} | — | 3.2 | ns | — |
| Local bus clock to data valid for LAD/LDP | t _{LBKHOV2} | — | 3.2 | ns | 3 |
| Local bus clock to address valid for LAD | t _{LBKHOV3} | — | 3.2 | ns | 3 |
| Local bus clock to LALE assertion | t _{LBKHOV4} | — | 3.2 | ns | 3 |
| Output hold from local bus clock (except LAD/LDP and LALE) | t _{LBKHOX1} | 0.9 | — | ns | 3 |
| Output hold from local bus clock for LAD/LDP | t _{LBKHOX2} | 0.9 | — | ns | 3 |
| Local bus clock to output high Impedance (except LAD/LDP and LALE) | t _{LBKHOZ1} | — | 2.6 | ns | 5 |

Figure 28 through Figure 33 show the local bus signals.




Figure 28. Local Bus Signals (PLL Enabled)

Table 48 describes the general timing parameters of the local bus interface at $V_{DD} = 3.3$ V DC with PLL disabled.

Table 48. Local Bus General Timing Parameters—PLL Bypassed

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|---|---------------------|------|-----|------|-------|
| Local bus cycle time | t_{LBK} | 12 | — | ns | 2 |
| Local bus duty cycle | t_{LBKH}/t_{LBK} | 43 | 57 | % | — |
| Internal launch/capture clock to LCLK delay | t_{LBKHK1} | 1.2 | 4.9 | ns | — |
| Input setup to local bus clock (except LUPWAIT) | $t_{LBIVKH1}$ | 7.4 | — | ns | 4, 5 |
| LUPWAIT input setup to local bus clock | $t_{LBIVKL2}$ | 6.75 | — | ns | 4, 5 |
| Input hold from local bus clock (except LUPWAIT) | $t_{LBIXKH1}$ | –0.2 | — | ns | 4, 5 |
| LUPWAIT input hold from local bus clock | $t_{LBIXKL2}$ | –0.2 | — | ns | 4, 5 |
| LALE output transition to LAD/LDP output transition (LATCH hold time) | t_{LBOTOT} | 1.5 | — | ns | 6 |
| Local bus clock to output valid (except LAD/LDP and LALE) | $t_{LBKLOV1}$ | — | 1.6 | ns | — |




Figure 29. Local Bus Signals (PLL Bypass Mode)

NOTE

In PLL bypass mode, LCLK[n] is the inverted version of the internal clock with the delay of t_{LBKHK} . In this mode, signals are launched at the rising edge of the internal clock and are captured at falling edge of the internal clock with the exception of LGTA/LUPWAIT (which is captured on the rising edge of the internal clock).

13.2 I²C AC Electrical Specifications

Table 52 provides the AC timing parameters for the I²C interfaces.

Table 52. I²C AC Electrical Specifications

All values refer to V_{IH} (min) and V_{IL} (max) levels (see Table 51).

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|--|---------------------|-------------------------|--------|------|-------|
| SCL clock frequency | f _{I2C} | 0 | 400 | kHz | — |
| Low period of the SCL clock | t _{I2CL} | 1.3 | — | μs | — |
| High period of the SCL clock | t _{I2CH} | 0.6 | — | μs | — |
| Setup time for a repeated START condition | t _{I2SVKH} | 0.6 | — | μs | — |
| Hold time (repeated) START condition (after this period, the first clock pulse is generated) | t _{I2SXKL} | 0.6 | — | μs | — |
| Data setup time | t _{I2DVKH} | 100 | — | ns | — |
| Data hold time: CBUS compatible masters I ² C bus devices | t _{I2DXKL} | — 0 | — — | μs | 2 |
| Data output delay time | t _{I2OVKL} | — | 0.9 | | 3 |
| Set-up time for STOP condition | t _{I2PVKH} | 0.6 | — | μs | — |
| Rise time of both SDA and SCL signals | t _{I2CR} | 20 + 0.1 C _b | 300 | ns | 4 |
| Fall time of both SDA and SCL signals | t _{I2CF} | 20 + 0.1 C _b | 300 | ns | 4 |
| Bus free time between a STOP and START condition | t _{I2KHDX} | 1.3 | — | μs | — |
| Noise margin at the LOW level for each connected device (including hysteresis) | V _{NL} | 0.1 × OV _{DD} | — | V | — |
| Noise margin at the HIGH level for each connected device (including hysteresis) | V _{NH} | 0.2 × OV _{DD} | — | V | — |

Notes:

- The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{I2DVKH} symbolizes I²C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{I2C} clock reference (K) going to the high (H) state or setup time. Also, t_{I2SXKL} symbolizes I²C timing (I2) for the time that the data with respect to the start condition (S) went invalid (X) relative to the t_{I2C} clock reference (K) going to the low (L) state or hold time. Also, t_{I2PVKH} symbolizes I²C timing (I2) for the time that the data with respect to the stop condition (P) reaching the valid state (V) relative to the t_{I2C} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- The MPC8544E provides a hold time of at least 300 ns for the SDA signal (referred to the V_{IH}min of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- The maximum t_{I2DXKL} has only to be met if the device does not stretch the LOW period (t_{I2CL}) of the SCL signal.
- C_B = capacitance of one bus line in pF.

Using this waveform, the definitions are as follows. To simplify illustration, the following definitions assume that the SerDes transmitter and receiver operate in a fully symmetrical differential signaling environment.

1. Single-Ended Swing

The transmitter output signals and the receiver input signals SDn_TX , $\overline{SDn_TX}$, SDn_RX and $\overline{SDn_RX}$ each have a peak-to-peak swing of $A - B$ Volts. This is also referred as each signal wire's Single-Ended Swing.

2. Differential Output Voltage, V_{OD} (or Differential Output Swing):

The Differential Output Voltage (or Swing) of the transmitter, V_{OD} , is defined as the difference of the two complimentary output voltages: $V_{SDn_TX} - V_{\overline{SDn_TX}}$. The V_{OD} value can be either positive or negative.

3. Differential Input Voltage, V_{ID} (or Differential Input Swing):

The Differential Input Voltage (or Swing) of the receiver, V_{ID} , is defined as the difference of the two complimentary input voltages: $V_{SDn_RX} - V_{\overline{SDn_RX}}$. The V_{ID} value can be either positive or negative.

4. Differential Peak Voltage, V_{DIFFp}

The peak value of the differential transmitter output signal or the differential receiver input signal is defined as Differential Peak Voltage, $V_{DIFFp} = |A - B|$ Volts.

5. Differential Peak-to-Peak, $V_{DIFFp-p}$

Since the differential output signal of the transmitter and the differential input signal of the receiver each range from $A - B$ to $-(A - B)$ Volts, the peak-to-peak value of the differential transmitter output signal or the differential receiver input signal is defined as Differential Peak-to-Peak Voltage, $V_{DIFFp-p} = 2 * V_{DIFFp} = 2 * |A - B|$ Volts, which is twice of differential swing in amplitude, or twice of the differential peak. For example, the output differential peak-peak voltage can also be calculated as $V_{TX-DIFFp-p} = 2 * |V_{OD}|$.

6. Differential Waveform


The differential waveform is constructed by subtracting the inverting signal ($\overline{SDn_TX}$, for example) from the non-inverting signal (SDn_TX , for example) within a differential pair. There is only one signal trace curve in a differential waveform. The voltage represented in the differential waveform is not referenced to ground. Refer to [Figure 44](#) as an example for differential waveform.

7. Common Mode Voltage, V_{cm}

The Common Mode Voltage is equal to one half of the sum of the voltages between each conductor of a balanced interchange circuit and ground. In this example, for SerDes output, $V_{cm_out} = V_{SDn_TX} + V_{\overline{SDn_TX}} = (A + B) / 2$, which is the arithmetic mean of the two complimentary output voltages within a differential pair. In a system, the common mode voltage may often differ from one component's output to the other's input. Sometimes, it may be even different between the receiver input and driver output circuits within the same component. It is also referred as the DC offset in some occasions.

18.2 Mechanical Dimensions of the MPC8544E FC-PBGA

Figure 59 shows the mechanical dimensions and bottom surface nomenclature of the MPC8544E, 783 FC-PBGA package without a lid.



Notes:

1. All dimensions are in millimeters.
2. Dimensions and tolerances per ASME Y14.5M-1994.
3. Maximum solder ball diameter measured parallel to datum A.
4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
5. Parallelism measurement shall exclude any effect of mark on top surface of package.
6. Capacitors may not be present on all parts. Care must be taken not to short exposed metal capacitor pads.
7. All dimensions are symmetric across the package center lines, unless dimensioned otherwise.

Figure 59. Mechanical Dimensions and Bottom Surface Nomenclature of the MPC8544E FC-PBGA without a Lid

19 Clocking

This section describes the PLL configuration of the MPC8544E. Note that the platform clock is identical to the core complex bus (CCB) clock.

19.1 Clock Ranges

[Table 63](#) provides the clocking specifications for the processor cores and [Table 64](#) provides the clocking specifications for the memory bus.

Table 63. Processor Core Clocking Specifications

| Characteristic | Maximum Processor Core Frequency | | | | | | | | Unit | Notes |
|-------------------------------|----------------------------------|-----|---------|-----|----------|------|----------|------|------|-------|
| | 667 MHz | | 800 MHz | | 1000 MHz | | 1067 MHz | | | |
| | Min | Max | Min | Max | Min | Max | Min | Max | | |
| e500 core processor frequency | 667 | 667 | 667 | 800 | 667 | 1000 | 667 | 1067 | MHz | 1, 2 |

Notes:

- Caution:** The CCB to SYSCLK ratio and e500 core to CCB ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB frequency do not exceed their respective maximum or minimum operating frequencies. Refer to [Section 19.2, “CCB/SYSCLK PLL Ratio,”](#) and [Section 19.3, “e500 Core PLL Ratio,”](#) for ratio settings.
- The minimum e500 core frequency is based on the minimum platform frequency of 333 MHz.

Table 64. Memory Bus Clocking Specifications

| Characteristic | Maximum Processor Core Frequency | | Unit | Notes |
|------------------------|----------------------------------|-----|------|-------|
| | 667, 800, 1000, 1067 MHz | | | |
| | Min | Max | | |
| Memory bus clock speed | 166 | 266 | MHz | 1, 2 |

Notes:

- Caution:** The CCB clock to SYSCLK ratio and e500 core to CCB clock ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB clock frequency do not exceed their respective maximum or minimum operating frequencies. Refer to [Section 19.2, “CCB/SYSCLK PLL Ratio,”](#) and [Section 19.3, “e500 Core PLL Ratio,”](#) for ratio settings.
- The memory bus speed is half of the DDR/DDR2 data rate, hence, half of the platform clock frequency.

19.2 CCB/SYSCLK PLL Ratio

The CCB clock is the clock that drives the e500 core complex bus (CCB), and is also called the platform clock. The frequency of the CCB is set using the following reset signals (see [Table 65](#)):

- SYSCLK input signal
- Binary value on LA[28:31] at power up

Chanhassen, MN 55317
 Internet: www.bergquistcompany.com
 Thermagon Inc. 888-246-9050
 4707 Detroit Ave.
 Cleveland, OH 44102
 Internet: www.thermagon.com

20.3.3 Heat Sink Selection Examples

The following section provides a heat sink selection example using one of the commercially available heat sinks.

For preliminary heat sink sizing, the die-junction temperature can be expressed as follows:

$$T_J = T_I + T_R + (\theta_{JC} + \theta_{INT} + \theta_{SA}) \times P_D$$

where

T_J is the die-junction temperature

T_I is the inlet cabinet ambient temperature

T_R is the air temperature rise within the computer cabinet

θ_{JC} is the junction-to-case thermal resistance

θ_{INT} is the adhesive or interface material thermal resistance

θ_{SA} is the heat sink base-to-ambient thermal resistance

P_D is the power dissipated by the device

During operation the die-junction temperatures (T_J) should be maintained within the range specified in [Table 2](#). The temperature of air cooling the component greatly depends on the ambient inlet air temperature and the air temperature rise within the electronic cabinet. An electronic cabinet inlet-air temperature (T_I) may range from 30° to 40°C. The air temperature rise within a cabinet (T_R) may be in the range of 5° to 10°C. The thermal resistance of the thermal interface material (θ_{INT}) may be about 1°C/W. Assuming a T_I of 30°C, a T_R of 5°C, a FC-PBGA package $\theta_{JC} = 0.1$, and a power consumption (P_D) of 5, the following expression for T_J is obtained:

$$\text{Die-junction temperature: } T_J = 30^\circ\text{C} + 5^\circ\text{C} + (0.1^\circ\text{C/W} + 1.0^\circ\text{C/W} + \theta_{SA}) \times P_D$$

The heat sink-to-ambient thermal resistance (θ_{SA}) versus airflow velocity for a Thermalloy heat sink #2328B is shown in [Figure 64](#).

Assuming an air velocity of 1 m/s, we have an effective θ_{SA+} of about 5°C/W, thus

$$T_J = 30^\circ + 5^\circ\text{C} + (0.1^\circ\text{C/W} + 1.0^\circ\text{C/W} + 5^\circ\text{C/W}) \times 5$$

resulting in a die-junction temperature of approximately 66, which is well within the maximum operating temperature of the component.

where:

I_{fw} = Forward current

I_s = Saturation current

V_d = Voltage at diode

V_f = Voltage forward biased

V_H = Diode voltage while I_H is flowing

V_L = Diode voltage while I_L is flowing

I_H = Larger diode bias current

I_L = Smaller diode bias current

q = Charge of electron (1.6×10^{-19} C)

n = Ideality factor (normally 1.0)

K = Boltzman's constant (1.38×10^{-23} Joules/K)

T = Temperature (Kelvins)

The ratio of I_H to I_L is usually selected to be 10:1. The above simplifies to the following:

$$V_H - V_L = 1.986 \times 10^{-4} \times nT$$

Solving for T , the equation becomes:

$$nT = \frac{V_H - V_L}{1.986 \times 10^{-4}}$$

21 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC8544E.

21.1 System Clocking

This device includes six PLLs:

- The platform PLL generates the platform clock from the externally supplied SYSCLK input. The frequency ratio between the platform and SYSCLK is selected using the platform PLL ratio configuration bits as described in [Section 19.2, "CCB/SYSCLK PLL Ratio."](#)
- The e500 core PLL generates the core clock as a slave to the platform clock. The frequency ratio between the e500 core clock and the platform clock is selected using the e500 PLL ratio configuration bits as described in [Section 19.3, "e500 Core PLL Ratio."](#)
- The PCI PLL generates the clocking for the PCI bus.
- The local bus PLL generates the clock for the local bus.
- There are two PLLs for the SerDes block.

21.2 PLL Power Supply Filtering

Each of the PLLs listed above is provided with power through independent power supply pins (AV_{DD_PLAT} , AV_{DD_CORE} , AV_{DD_PCI} , AV_{DD_LBIU} , and AV_{DD_SRDS} , respectively). The AV_{DD} level should always be equivalent to V_{DD} , and preferably these voltages will be derived directly from V_{DD} through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide independent filter circuits per PLL power supply as illustrated in Figure 65, one to each of the AV_{DD} pins. By providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It should be built with surface mount capacitors with minimum Effective Series Inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit should be placed as close as possible to the specific AV_{DD} pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the AV_{DD} pin, which is on the periphery of 783 FC-PBGA the footprint, without the inductance of vias.

Figure 65 shows the PLL power supply filter circuit.





Figure 65. MPC8544E PLL Power Supply Filter Circuit

The AV_{DD_SRDSn} signals provide power for the analog portions of the SerDes PLL. To ensure stability of the internal clock, the power supplied to the PLL is filtered using a circuit similar to the one shown in Figure 66. For maximum effectiveness, the filter circuit is placed as closely as possible to the AV_{DD_SRDSn} balls to ensure it filters out as much noise as possible. The ground connection should be near the AV_{DD_SRDSn} balls. The 0.003- μ F capacitor is closest to the balls, followed by the 1- μ F capacitor, and finally the 1- Ω resistor to the board supply plane. The capacitors are connected from AV_{DD_SRDSn} to the ground plane. Use ceramic chip capacitors with the highest possible self-resonant frequency. All traces should be kept short, wide, and direct.



Note:

1. An 0805 sized capacitor is recommended for system initial bring-up.

Figure 66. SerDes PLL Power Supply Filter Circuit

21.5 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. All unused active low inputs should be tied to V_{DD} , TV_{DD} , BV_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} as required. All unused active high inputs should be connected to GND. All NC (no connect) signals must remain unconnected. Power and ground connections must be made to all external V_{DD} , TV_{DD} , BV_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} , and GND pins of the device.

21.6 Pull-Up and Pull-Down Resistor Requirements

The MPC8544E requires weak pull-up resistors (2–10 k Ω is recommended) on open drain type pins including I²C pins and MPIC interrupt pins.

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in [Figure 69](#). Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion will give unpredictable results.

The following pins must NOT be pulled down during power-on reset: TSEC3_TXD[3], $\overline{HRESET_REQ}$, TRIG_OUT/READY/ $\overline{QUIESCE}$, MSRCID[2:4], ASLEEP. The $\overline{DMA_DACK}[0:1]$ and $\overline{TEST_SEL}$ pins must be set to a proper state during POR configuration. Refer to the pinout listing table ([Table 62](#)) for more details. Refer to the *PCI 2.2 Local Bus Specifications*, for all pullups required for PCI.

21.7 Output Buffer DC Impedance

The MPC8544E drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for I²C). To measure Z_0 for the single-ended drivers, an external resistor is connected from the chip pad to OV_{DD} or GND. Then, the value of each resistor is varied until the pad voltage is $OV_{DD}/2$ (see [Figure 67](#)). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and R_p is trimmed until the voltage at the pad equals $OV_{DD}/2$. R_p then becomes the

been encoded such that a high voltage level puts the device into the default state and external resistors are needed only when non-default settings are required by the user.

Careful board layout with stubless connections to these pull-down resistors coupled with the large value of the pull-down resistor should minimize the disruption of signal quality or speed for output pins thus configured.

The platform PLL ratio and e500 PLL ratio configuration pins are not equipped with these default pull-up devices.

21.9 JTAG Configuration Signals

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in [Figure 69](#). Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion will give unpredictable results.

Boundary-scan testing is enabled through the JTAG interface signals. The $\overline{\text{TRST}}$ signal is optional in the IEEE 1149.1 specification, but is provided on all processors built on Power Architecture™ technology. The device requires $\overline{\text{TRST}}$ to be asserted during reset conditions to ensure the JTAG boundary logic does not interfere with normal chip operation. While it is possible to force the TAP controller to the reset state using only the $\overline{\text{TCK}}$ and $\overline{\text{TMS}}$ signals, generally systems will assert $\overline{\text{TRST}}$ during the power-on reset flow. Simply tying $\overline{\text{TRST}}$ to $\overline{\text{HRESET}}$ is not practical because the JTAG interface is also used for accessing the common on-chip processor (COP) function.


The COP function of these processors allow a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to independently assert $\overline{\text{HRESET}}$ or $\overline{\text{TRST}}$ in order to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic. The arrangement shown in [Figure 69](#) allows the COP port to independently assert $\overline{\text{HRESET}}$ or $\overline{\text{TRST}}$, while ensuring that the target can drive $\overline{\text{HRESET}}$ as well.

The COP interface has a standard header, shown in [Figure 68](#), for connection to the target system, and is based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header). The connector typically has pin 14 removed as a connector key.

The COP header adds many benefits such as breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features. An inexpensive option can be to leave the COP header unpopulated until needed.

There is no standardized way to number the COP header; consequently, many different pin numbers have been observed from emulator vendors. Some are numbered top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom, while still others number the pins counter clockwise from pin 1 (as with an IC). Regardless of the numbering, the signal placement recommended in [Figure 68](#) is common to all known emulators.

Figure 69 shows the JTAG interface connection.



Notes:

1. The COP port and target board should be able to independently assert $\overline{\text{HRESET}}$ and $\overline{\text{TRST}}$ to the processor in order to fully control the processor as shown here.
2. Populate this with a 10- Ω resistor for short-circuit/current-limiting protection.
3. The KEY location (pin 14) is not physically present on the COP header.
4. Although pin 12 is defined as a No Connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
5. This switch is included as a precaution for BSDL testing. The switch should be closed to position A during BSDL testing to avoid accidentally asserting the $\overline{\text{TRST}}$ line. If BSDL testing is not being performed, this switch should be closed to position B.
6. Asserting $\overline{\text{SRESET}}$ causes a machine check interrupt to the e500 core.

Figure 69. JTAG Interface Connection

Option 2

- If PCI arbiter is disabled during POR,
- All AD pins will be in the input state. Therefore, all ADs pins need to be grouped together and tied to OV_{DD} through a single (or multiple) 10-k Ω resistor(s).
- All PCI control pins can be grouped together and tied to OV_{DD} through a single 10-k Ω resistor.

21.12 Guideline for LBIU Termination

If the LBIU parity pins are not used, the following list shows the termination recommendation:

- For LDP[0:3]: tie them to ground or the power supply rail via a 4.7-k Ω resistor.
- For LPBSE: tie it to the power supply rail via a 4.7-k Ω resistor (pull-up resistor).

22 Device Nomenclature

Ordering information for the parts fully covered by this hardware specifications document is provided in [Section 22.3, “Part Marking.”](#) Contact your local Freescale sales office or regional marketing team for order information.

22.1 Industrial and Commercial Tier Qualification

The MPC8544E device has been tested to meet the industrial tier qualification. [Table 74](#) provides a description for commercial and industrial qualifications.

Table 74. Commercial and Industrial Description

| Tier ¹ | Typical Application Use Time | Power-On Hours | Example of Typical Applications |
|-------------------|------------------------------|----------------------|---|
| Commercial | 5 years | Part-time/ Full-Time | PC's, consumer electronics, office automation, SOHO networking, portable telecom products, PDAs, etc. |
| Industrial | 10 years | Typically Full-Time | Installed telecom equipment, work stations, servers, warehouse equipment, etc. |

Note:

1. Refer to [Table 2](#) for operating temperature ranges. Temperature is independent of tier and varies per product.