# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART, USB, USB OTG
Peripherals	DMA, I <sup>2</sup> S, LVD, POR, PWM, WDT
Number of I/O	20
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 6x16b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VFQFN Exposed Pad
Supplier Device Package	32-QFN-EP (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mk20dn32vfm5

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Table of Contents**

1	Orde	dering parts3				
	1.1	Determ	ining valid orderable parts3			
2	Part	identific	cation3			
	2.1	Descrip	otion3			
	2.2	Format				
	2.3	Fields.				
	2.4	Examp	le4			
3	Terr	ninology	y and guidelines4			
	3.1	Definiti	on: Operating requirement4			
	3.2	Definiti	on: Operating behavior5			
	3.3	Definiti	on: Attribute5			
	3.4	Definiti	on: Rating6			
	3.5	Result	of exceeding a rating6			
	3.6	Relatio	nship between ratings and operating			
		require	ments6			
	3.7	Guideli	nes for ratings and operating requirements7			
	3.8	Definiti	on: Typical value7			
	3.9	Typical	value conditions8			
4	Rati	ngs				
	4.1	Therma	al handling ratings9			
	4.2	Moistu	re handling ratings9			
	4.3	ESD ha	andling ratings9			
	4.4	Voltage	e and current operating ratings9			
5	Gen	eral				
	5.1	AC ele	ctrical characteristics10			
	5.2	Nonsw	itching electrical specifications11			
		5.2.1	Voltage and current operating requirements11			
		5.2.2	LVD and POR operating requirements11			
		5.2.3	Voltage and current operating behaviors12			
		5.2.4	Power mode transition operating behaviors13			
		5.2.5	Power consumption operating behaviors14			
		5.2.6	EMC radiated emissions operating behaviors18			
		5.2.7	Designing with radiated emissions in mind19			
		5.2.8	Capacitance attributes19			
	5.3	Switchi	ing specifications19			
		5.3.1	Device clock specifications19			
		5.3.2	General switching specifications20			

5.4	Therm	al specifications21
	5.4.1	Thermal operating requirements21
	5.4.2	Thermal attributes21
6 Per	ipheral	operating requirements and behaviors22
6.1	Core r	nodules22
	6.1.1	JTAG electricals22
6.2	Syster	n modules25
6.3	Clock	modules25
	6.3.1	MCG specifications25
	6.3.2	Oscillator electrical specifications27
	6.3.3	32 kHz Oscillator Electrical Characteristics29
6.4	Memo	ries and memory interfaces
	6.4.1	Flash electrical specifications30
	6.4.2	EzPort Switching Specifications
6.5	Securi	ity and integrity modules35
6.6	Analog	g35
	6.6.1	ADC electrical specifications35
	6.6.2	CMP and 6-bit DAC electrical specifications40
6.7	Timers	s43
6.8	Comm	nunication interfaces43
	6.8.1	USB electrical specifications43
	6.8.2	USB DCD electrical specifications43
	6.8.3	USB VREG electrical specifications44
	6.8.4	DSPI switching specifications (limited voltage
		range)44
	6.8.5	DSPI switching specifications (full voltage range).46
	6.8.6	I2C switching specifications48
	6.8.7	UART switching specifications48
	6.8.8	I2S/SAI Switching Specifications48
6.9	Huma	n-machine interfaces (HMI)52
	6.9.1	TSI electrical specifications52
7 Din	nension	s54
7.1	Obtair	ning package dimensions54
8 Pin	out	
8.1	K20 S	ignal Multiplexing and Pin Assignments54
8.2	K20 P	inouts55
9 Rev	ision H	istory56

## 3.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins		7	pF

# 3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:

- Operating ratings apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.

### 3.4.1 Example

This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	-0.3	1.2	V

# 3.5 Result of exceeding a rating



# 3.8.1 Example 1

This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/pulldown current	10	70	130	μA

### 3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



# 3.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T <sub>A</sub>	Ambient temperature	25	٥°C
V <sub>DD</sub>	3.3 V supply voltage	3.3	V

# 4 Ratings

# 4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	-55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	—	1

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

# 4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105°C	-100	+100	mA	

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

## 4.4 Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	Digital supply voltage	-0.3	3.8	V

Table continues on the next page...

# 5.2 Nonswitching electrical specifications

### 5.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	3.6	V	
V <sub>DDA</sub>	Analog supply voltage	1.71	3.6	V	
V <sub>DD</sub> – V <sub>DDA</sub>	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	-0.1	0.1	V	
$V_{SS} - V_{SSA}$	V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage	-0.1	0.1	V	
V <sub>BAT</sub>	RTC battery supply voltage	1.71	3.6	V	
V <sub>IH</sub>	Input high voltage				
	• $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$	$0.7 \times V_{DD}$	_	V	
	• $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	$0.75 \times V_{DD}$	_	V	
VIL	Input low voltage				
	• $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$	_	$0.35 \times V_{DD}$	V	
	• $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	_	$0.3 \times V_{DD}$	V	
V <sub>HYS</sub>	Input hysteresis	$0.06 \times V_{DD}$		V	
I <sub>ICIO</sub>	<ul> <li>I/O pin DC injection current — single pin</li> <li>V<sub>IN</sub> &lt; V<sub>SS</sub>-0.3V (Negative current injection)</li> <li>V<sub>IN</sub> &gt; V<sub>DD</sub>+0.3V (Positive current injection)</li> </ul>	-3	 +3	mA	1
I <sub>ICcont</sub>	<ul> <li>Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins</li> <li>Negative current injection</li> <li>Positive current injection</li> </ul>	-25 —	 +25	mA	
V <sub>RAM</sub>	V <sub>DD</sub> voltage required to retain RAM	1.2	—	V	
V <sub>RFVBAT</sub>	$V_{\text{BAT}}$ voltage required to retain the VBAT register file	V <sub>POR_VBAT</sub>	—	V	

All analog pins are internally clamped to V<sub>SS</sub> and V<sub>DD</sub> through ESD protection diodes. If V<sub>IN</sub> is greater than V<sub>AIO\_MIN</sub> (=V<sub>SS</sub>-0.3V) and V<sub>IN</sub> is less than V<sub>AIO\_MAX</sub>(=V<sub>DD</sub>+0.3V) is observed, then there is no need to provide current limiting resistors at the pads. If these limits cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R=(V<sub>AIO\_MIN</sub>-V<sub>IN</sub>)/II<sub>IC</sub>I. The positive injection current limiting resistor is calculated as R=(V<sub>IN</sub>-V<sub>AIO\_MAX</sub>)/II<sub>IC</sub>I. Select the larger of these two calculated resistances.

Symbol	Description	Min.	Max.	Unit	Notes
t <sub>POR</sub>	After a POR event, amount of time from the point $V_{DD}$ reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip.	_	300	μs	1
	• VLLS0 $\rightarrow$ RUN	_	130	μs	
	• VLLS1 $\rightarrow$ RUN	_	130	μs	
	• VLLS2 $\rightarrow$ RUN	—	70	μs	
	• VLLS3 $\rightarrow$ RUN	_	70	μs	
	• LLS → RUN	_	6	μs	
	• VLPS → RUN	_	5.2	μs	
	• STOP → RUN	_	5.2	μs	

#### Table 5. Power mode transition operating behaviors

1. Normal boot (FTFL\_OPT[LPBOOT]=1)

# 5.2.5 Power consumption operating behaviors

#### Table 6. Power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA</sub>	Analog supply current	_	—	See note	mA	1
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks disabled, code executing from flash • @ 1.8V • @ 3.0V		13.7 13.9	15.1 15.3	mA mA	2
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks enabled, code executing from flash • @ 1.8V	_	16.1	18.2	mA	3, 4
	• @ 3.0V	_	16.3	17.7	mA	
	• @ 25°C • @ 125°C	_	16.7	18.4	mA	
I <sub>DD_WAIT</sub>	Wait mode high frequency current at 3.0 V — all peripheral clocks disabled		7.5	8.4	mA	2
I <sub>DD_WAIT</sub>	Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled		5.6	6.4	mA	5

Table continues on the next page...





Figure 3. VLPR mode supply current vs. core frequency

#### 5.2.6 EMC radiated emissions operating behaviors Table 7. EMC radiated emissions operating behaviors for 64LQFP

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	19	dBµV	1,2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50–150	21	dBµV	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	19	dBµV	
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500–1000	11	dBµV	
V <sub>RE_IEC</sub>	IEC level	0.15–1000	L	—	2, 3

 Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported

emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

- 2.  $V_{DD} = 3.3 \text{ V}$ ,  $T_A = 25 \text{ °C}$ ,  $f_{OSC} = 12 \text{ MHz}$  (crystal),  $f_{SYS} = 48 \text{ MHz}$ ,  $f_{BUS} = 48 \text{ MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions TEM Cell and Wideband TEM Cell Method

#### 5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to http://www.freescale.com.
- 2. Perform a keyword search for "EMC design."

#### 5.2.8 Capacitance attributes

#### Table 8. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C <sub>IN_A</sub>	Input capacitance: analog pins	_	7	pF
C <sub>IN_D</sub>	Input capacitance: digital pins	—	7	pF

### 5.3 Switching specifications

#### 5.3.1 Device clock specifications

Table 9. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
	Normal run mode	9			
f <sub>SYS</sub>	System and core clock		50	MHz	
f <sub>SYS_USB</sub>	System and core clock when Full Speed USB in operation	20	_	MHz	
f <sub>BUS</sub>	Bus clock		50	MHz	
f <sub>FLASH</sub>	Flash clock		25	MHz	
f <sub>LPTMR</sub>	LPTMR clock		25	MHz	
	VLPR mode <sup>1</sup>				
f <sub>SYS</sub>	System and core clock	_	4	MHz	
f <sub>BUS</sub>	Bus clock		4	MHz	

Table continues on the next page ...

Symbol	Description	Min.	Max.	Unit	Notes
	Port rise and fall time (low drive strength)				5
	Slew disabled				
	• $1.71 \le V_{DD} \le 2.7V$	—	12	ns	
	• $2.7 \le V_{DD} \le 3.6V$	_	6	ns	
	Slew enabled				
	• $1.71 \le V_{DD} \le 2.7V$	—	36	ns	
	• $2.7 \le V_{DD} \le 3.6V$	_	24	ns	
		1			

#### Table 10. General switching specifications (continued)

- 1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
- 2. The greater synchronous and asynchronous timing must be met.
- 3. This is the minimum pulse width that is guaranteed to be recognized as a pin interrupt request in Stop, VLPS, LLS, and VLLSx modes.
- 4. 75pF load
- 5. 15pF load

# 5.4 Thermal specifications

#### 5.4.1 Thermal operating requirements

#### Table 11. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
TJ	Die junction temperature	-40	125	°C
T <sub>A</sub>	Ambient temperature	-40	105	°C

#### 5.4.2 Thermal attributes

Board type	Symbol	Description	32 QFN	Unit	Notes
Single-layer (1s)	R <sub>eJA</sub>	Thermal resistance, junction to ambient (natural convection)	94	°C/W	1, 2
Four-layer (2s2p)	R <sub>ejA</sub>	Thermal resistance, junction to ambient (natural convection)	32	°C/W	1, 3

Table continues on the next page...

Board type	Symbol	Description	32 QFN	Unit	Notes
Single-layer (1s)	R <sub>ejma</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	78	°C/W	1,3
Four-layer (2s2p)	R <sub>ejma</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	27	°C/W	,
_	R <sub>θJB</sub>	Thermal resistance, junction to board	12	°C/W	5
_	R <sub>θJC</sub>	Thermal resistance, junction to case	1.5	°C/W	6
_	Ψ <sub>JT</sub>	Thermal characterization parameter, junction to package top outside center (natural convection)	6	°C/W	7

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)* with the single layer board horizontal. For the LQFP, the board meets the JESD51-3 specification. For the MAPBGA, the board meets the JESD51-9 specification.
- 3. Determined according to JEDEC Standard JESD51-6, *Integrated Circuits Thermal Test Method Environmental Conditions Forced Convection (Moving Air)* with the board horizontal.
- 5. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*. Board temperature is measured on the top surface of the board near the package.
- 6. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 7. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air).

# 6 Peripheral operating requirements and behaviors

### 6.1 Core modules

### 6.1.1 JTAG electricals

#### Table 12. JTAG voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	5.5	V

Table continues on the next page ...







Figure 6. Test Access Port timing





## 6.2 System modules

There are no specifications necessary for the device's system modules.

### 6.3 Clock modules

### 6.3.1 MCG specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes				
f <sub>ints_ft</sub>	Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C	_	32.768	_	kHz					
f <sub>ints_t</sub>	Internal reference frequency (slow clock) — user trimmed	31.25	_	39.0625	kHz					
$\Delta_{fdco\_res\_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM	_	± 0.3	± 0.6	%f <sub>dco</sub>	1				
$\Delta f_{dco_t}$	Total deviation of trimmed average DCO output frequency over voltage and temperature	_	+0.5/-0.7	± 3	%f <sub>dco</sub>	1				
∆f <sub>dco_t</sub>	Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C	_	± 0.3	_	%f <sub>dco</sub>	1				
f <sub>intf_ft</sub>	Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C	_	4	_	MHz					
f <sub>intf_t</sub>	Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C	3	—	5	MHz					
f <sub>loc_low</sub>	Loss of external clock minimum frequency — RANGE = 00	(3/5) x f <sub>ints_t</sub>	_	_	kHz					
f <sub>loc_high</sub>	Loss of external clock minimum frequency — RANGE = 01, 10, or 11	(16/5) x f <sub>ints_t</sub>	_	—	kHz					
	FLL									

#### Table 13. MCG specifications

Table continues on the next page...

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
J <sub>acc_pll</sub>	PLL accumulated jitter over 1µs (RMS)					8
	• f <sub>vco</sub> = 48 MHz	—	1350	—	ps	
	• f <sub>vco</sub> = 100 MHz	—	600	_	ps	
D <sub>lock</sub>	Lock entry frequency tolerance	± 1.49	—	± 2.98	%	
D <sub>unl</sub>	Lock exit frequency tolerance	± 4.47		± 5.97	%	
t <sub>pll_lock</sub>	Lock detector detection time			$150 \times 10^{-6}$ + 1075(1/ f <sub>pll_ref</sub> )	S	9

Table 13. MCG specifications (continued)

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).

2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.

The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation
 (Δf<sub>dco\_t</sub>) over voltage and temperature should be considered.

4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.

5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.

6. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

7. Excludes any oscillator currents that are also consuming power while PLL is in operation.

8. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.

 This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

### 6.3.2 Oscillator electrical specifications

This section provides the electrical characteristics of the module.

#### 6.3.2.1 Oscillator DC electrical specifications Table 14. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	—	3.6	V	
I <sub>DDOSC</sub>	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	500	_	nA	
	• 4 MHz	_	200	_	μA	
	• 8 MHz (RANGE=01)	_	300	_	μA	
	• 16 MHz	_	950	_	μA	
	• 24 MHz	_	1.2	_	mA	
	• 32 MHz	_	1.5	—	mA	
1		1	1		1	1

Table continues on the next page ...

#### 6.4.1.2 Flash timing specifications — commands Table 19. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Read 1s Block execution time					
t <sub>rd1blk32k</sub>	32 KB data flash	_	_	0.5	ms	
t <sub>rd1blk128k</sub>	128 KB program flash	—	—	1.7	ms	
t <sub>rd1sec1k</sub>	Read 1s Section execution time (flash sector)	_		60	μs	1
t <sub>pgmchk</sub>	Program Check execution time	—	—	45	μs	1
t <sub>rdrsrc</sub>	Read Resource execution time	_	_	30	μs	1
t <sub>pgm4</sub>	Program Longword execution time	—	65	145	μs	
	Erase Flash Block execution time					2
t <sub>ersblk32k</sub>	32 KB data flash	_	55	465	ms	
t <sub>ersblk128k</sub>	128 KB program flash	_	61	495	ms	
t <sub>ersscr</sub>	Erase Flash Sector execution time		14	114	ms	2
	Program Section execution time					
t <sub>pgmsec512</sub>	• 512 B flash	_	4.7	_	ms	
t <sub>pgmsec1k</sub>	• 1 KB flash	_	9.3		ms	
t <sub>rd1all</sub>	Read 1s All Blocks execution time	_	_	1.8	ms	
t <sub>rdonce</sub>	Read Once execution time	_	_	25	μs	1
t <sub>pgmonce</sub>	Program Once execution time	_	65	_	μs	
t <sub>ersall</sub>	Erase All Blocks execution time		115	1000	ms	2
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time			30	μs	1
	Program Partition for EEPROM execution time					
t <sub>pgmpart32k</sub>	• 32 KB FlexNVM	—	70	_	ms	
	Set FlexRAM Function execution time:					
t <sub>setramff</sub>	Control Code 0xFF	_	50	_	μs	
t <sub>setram8k</sub>	8 KB EEPROM backup	_	0.3	0.5	ms	
t <sub>setram32k</sub>	32 KB EEPROM backup	_	0.7	1.0	ms	
Byte-write to FlexRAM for EEPROM operation						
t <sub>eewr8bers</sub>	Byte-write to erased FlexRAM location execution time		175	260	μs	3
	Byte-write to FlexRAM execution time:					
t <sub>eewr8b8k</sub>	8 KB EEPROM backup	_	340	1700	μs	
t <sub>eewr8b16k</sub>	16 KB EEPROM backup	_	385	1800	μs	
t <sub>eewr8b32k</sub>	32 KB EEPROM backup	_	475	2000	μs	

Table continues on the next page ...

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
t <sub>nvmretd1k</sub>	Data retention after up to 1 K cycles	20	100	_	years	
n <sub>nvmcycd</sub>	Cycling endurance	10 K	50 K	_	cycles	2
	FlexRAM as	s EEPROM				
t <sub>nvmretee100</sub>	Data retention up to 100% of write endurance	5	50		years	
t <sub>nvmretee10</sub>	Data retention up to 10% of write endurance	20	100		years	
	Write endurance					3
n <sub>nvmwree16</sub>	• EEPROM backup to FlexRAM ratio = 16	35 K	175 K	—	writes	
n <sub>nvmwree128</sub>	• EEPROM backup to FlexRAM ratio = 128	315 K	1.6 M	—	writes	
n <sub>nvmwree512</sub>	• EEPROM backup to FlexRAM ratio = 512	1.27 M	6.4 M	—	writes	
n <sub>nvmwree4k</sub>	• EEPROM backup to FlexRAM ratio = 4096	10 M	50 M	—	writes	
n <sub>nvmwree8k</sub>	• EEPROM backup to FlexRAM ratio = 8192	20 M	100 M	—	writes	

Table 21. NVM reliability specifications (continued)

 Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.

2. Cycling endurance represents number of program/erase cycles at -40°C  $\leq$  T<sub>j</sub>  $\leq$  125°C.

3. Write endurance represents the number of writes to each FlexRAM location at -40°C ≤Tj ≤ 125°C influenced by the cycling endurance of the FlexNVM (same value as data flash) and the allocated EEPROM backup. Minimum and typical values assume all byte-writes to FlexRAM.

### 6.4.1.5 Write endurance to FlexRAM for EEPROM

When the FlexNVM partition code is not set to full data flash, the EEPROM data set size can be set to any of several non-zero values.

The bytes not assigned to data flash via the FlexNVM partition code are used by the flash memory module to obtain an effective endurance increase for the EEPROM data. The built-in EEPROM record management system raises the number of program/erase cycles that can be attained prior to device wear-out by cycling the EEPROM data through a larger EEPROM NVM storage space.

While different partitions of the FlexNVM are available, the intention is that a single choice for the FlexNVM partition code and EEPROM data set size is used throughout the entire lifetime of a given application. The EEPROM endurance equation and graph shown below assume that only one configuration is ever used.

Writes\_FlexRAM = 
$$\frac{\text{EEPROM} - 2 \times \text{EEESIZE}}{\text{EEESIZE}} \times \text{Write}_\text{efficiency} \times n_{\text{nvmcycd}}$$

where

• Writes\_FlexRAM — minimum number of writes to each FlexRAM location

#### 6.6.2 CMP and 6-bit DAC electrical specifications Table 25. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Supply voltage	1.71	—	3.6	V
I <sub>DDHS</sub>	Supply current, High-speed mode (EN=1, PMODE=1)	—	_	200	μΑ
I <sub>DDLS</sub>	Supply current, low-speed mode (EN=1, PMODE=0)	—	_	20	μA
V <sub>AIN</sub>	Analog input voltage	V <sub>SS</sub> – 0.3	_	V <sub>DD</sub>	V
V <sub>AIO</sub>	Analog input offset voltage	—	—	20	mV
V <sub>H</sub>	Analog comparator hysteresis <sup>1</sup>				
	• CR0[HYSTCTR] = 00	—	5	—	mV
	<ul> <li>CR0[HYSTCTR] = 01</li> </ul>	—	10	—	mV
	• CR0[HYSTCTR] = 10	—	20	—	mV
	<ul> <li>CR0[HYSTCTR] = 11</li> </ul>	—	30		mV
V <sub>CMPOh</sub>	Output high	V <sub>DD</sub> – 0.5	—	—	V
V <sub>CMPOI</sub>	Output low	_	_	0.5	V
t <sub>DHS</sub>	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns
t <sub>DLS</sub>	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns
	Analog comparator initialization delay <sup>2</sup>	_	_	40	μs
I <sub>DAC6b</sub>	6-bit DAC current adder (enabled)	_	7	_	μA
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3	—	0.3	LSB

1. Typical hysteresis is measured with input voltage range limited to 0.6 to V<sub>DD</sub>-0.6V.

2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.

3. 1 LSB =  $V_{reference}/64$ 

Peripheral operating requirements and behaviors



Figure 13. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=0)



Figure 14. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=1)

# 6.7 Timers

See General switching specifications.

# 6.8 Communication interfaces

## 6.8.1 USB electrical specifications

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit http://www.usb.org.

Num	Description	Min.	Max.	Unit	Notes
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t <sub>BUS</sub> x 2) – 4	_	ns	2
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t <sub>BUS</sub> x 2) – 4	_	ns	3
DS5	DSPI_SCK to DSPI_SOUT valid	_	8.5	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-1.2	—	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	19.1	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

Table 30. Master mode DSPI timing (full voltage range) (continued)

1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.

2. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].

3. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].



#### Figure 17. DSPI classic SPI timing — master mode

#### Table 31. Slave mode DSPI timing (full voltage range)

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
	Frequency of operation	_	6.25	MHz
DS9	DSPI_SCK input cycle time	8 x t <sub>BUS</sub>	_	ns
DS10	DSPI_SCK input high/low time	(t <sub>SCK</sub> /2) - 4	(t <sub>SCK/2)</sub> + 4	ns
DS11	DSPI_SCK to DSPI_SOUT valid	—	24	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	—	ns
DS13	DSPI_SIN to DSPI_SCK input setup	3.2	—	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	—	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	19	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven		19	ns

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>REFmax</sub>	Reference oscillator frequency	—	8	15	MHz	2, 3
f <sub>ELEmax</sub>	Electrode oscillator frequency	_	1	1.8	MHz	2, 4
C <sub>REF</sub>	Internal reference capacitor	_	1	_	pF	
V <sub>DELTA</sub>	Oscillator delta voltage	_	500	_	mV	2, 5
I <sub>REF</sub>	Reference oscillator current source base current • 2 μA setting (REFCHRG = 0)	_	2	3	μΑ	2, 6
	• 32 µA setting (REFCHRG = 15)	—	36	50		
I <sub>ELE</sub>	Electrode oscillator current source base current • 2 µA setting (EXTCHRG = 0)	_	2	3	μΑ	2, 7
	• 32 µA setting (EXTCHRG = 15)	_	36	50		
Pres5	Electrode capacitance measurement precision	—	8.3333	38400	fF/count	8
Pres20	Electrode capacitance measurement precision	—	8.3333	38400	fF/count	9
Pres100	Electrode capacitance measurement precision	—	8.3333	38400	fF/count	10
MaxSens	Maximum sensitivity	0.008	1.46		fF/count	11
Res	Resolution	_	_	16	bits	
T <sub>Con20</sub>	Response time @ 20 pF	8	15	25	μs	12
I <sub>TSI_RUN</sub>	Current added in run mode	_	55	_	μA	
I <sub>TSI_LP</sub>	Low power mode current adder	_	1.3	2.5	μA	13

Table 36. TSI electrical specifications (continued)

1. The TSI module is functional with capacitance values outside this range. However, optimal performance is not guaranteed.

2. Fixed external capacitance of 20 pF.

3. REFCHRG = 2, EXTCHRG=0.

4. REFCHRG = 0, EXTCHRG = 10.

5.  $V_{DD} = 3.0 V.$ 

6. The programmable current source value is generated by multiplying the SCANC[REFCHRG] value and the base current.

7. The programmable current source value is generated by multiplying the SCANC[EXTCHRG] value and the base current.

8. Measured with a 5 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 8; lext = 16.

9. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 2; lext = 16.

10. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 16, NSCN = 3; lext = 16.

11. Sensitivity defines the minimum capacitance change when a single count from the TSI module changes. Sensitivity depends on the configuration used. The documented values are provided as examples calculated for a specific configuration of operating conditions using the following equation: (C<sub>ref</sub> \* I<sub>ext</sub>)/( I<sub>ref</sub> \* PS \* NSCN)

The typical value is calculated with the following configuration:

 $I_{ext} = 6 \ \mu A \ (EXTCHRG = 2), PS = 128, NSCN = 2, I_{ref} = 16 \ \mu A \ (REFCHRG = 7), C_{ref} = 1.0 \ pF$ 

The minimum value is calculated with the following configuration:

 $I_{ext} = 2 \ \mu A$  (EXTCHRG = 0), PS = 128, NSCN = 32,  $I_{ref} = 32 \ \mu A$  (REFCHRG = 15),  $C_{ref} = 0.5 \ pF$ 

The highest possible sensitivity is the minimum value because it represents the smallest possible capacitance that can be measured by a single count.

- 12. Time to do one complete measurement of the electrode. Sensitivity resolution of 0.0133 pF, PS = 0, NSCN = 0, 1 electrode, EXTCHRG = 7.
- 13. REFCHRG=0, EXTCHRG=4, PS=7, NSCN=0F, LPSCNITV=F, LPO is selected (1 kHz), and fixed external capacitance of 20 pF. Data is captured with an average of 7 periods window.