



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	AVR
Core Size	8/16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	26
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-TQFP
Supplier Device Package	32-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atxmega16e5-an

8.10 Device ID and Revision

Each device has a three-byte device ID. This ID identifies Atmel as the manufacturer of the device and the device type. A separate register contains the revision number of the device.

8.11 I/O Memory Protection

Some features in the device are regarded as critical for safety in some applications. Due to this, it is possible to lock the I/O register related to the clock system, the event system, and the waveform extensions. As long as the lock is enabled, all related I/O registers are locked and they cannot be written from the application software. The lock registers themselves are protected by the configuration change protection mechanism.

8.12 Flash and EEPROM Page Size

The flash program memory and EEPROM data memory are organized in pages. The pages are word accessible for the flash and byte accessible for the EEPROM.

Table 8-2 shows the Flash Program Memory organization and Program Counter (PC) size. Flash write and erase operations are performed on one page at a time, while reading the Flash is done one byte at a time. For Flash access the Z-pointer ($Z[m:n]$) is used for addressing. The most significant bits in the address (FPAGE) give the page number and the least significant address bits (FWORD) give the word in the page.

Table 8-2. Number of Words and Pages in the Flash

Devices	PC size	Flash size	Page Size	FWORD	FPAGE	Application		Boot	
						Size	No. of pages	Size	No. of pages
ATxmega32E5	15	32K+4K	64	Z[6:0]	Z[14:7]	32K	256	4K	32
ATxmega16E5	14	16K+4K	64	Z[6:0]	Z[13:7]	16K	128	4K	32
ATxmega8E5	13	8K+2K	64	Z[6:0]	Z[12:7]	8K	64	2K	16

Table 8-3 shows EEPROM memory organization for the Atmel AVR XMEGA E5 devices. EEPROM write and erase operations can be performed one page or one byte at a time, while reading the EEPROM is done one byte at a time. For EEPROM access the NVM address register (ADDR[m:n]) is used for addressing. The most significant bits in the address (E2PAGE) give the page number and the least significant address bits (E2BYTE) give the byte in the page.

Table 8-3. Number of Words and Pages in the EEPROM

Devices	EEPROM		Page Size	E2BYTE	E2PAGE	No. of Pages
	Size	bytes				
ATxmega32E5	1K	32	ADDR[4:0]	ADDR[10:5]	32	
ATxmega16E5	512Bytes	32	ADDR[4:0]	ADDR[10:5]	16	
ATxmega8E5	512Bytes	32	ADDR[4:0]	ADDR[10:5]	16	

23. SPI – Serial Peripheral Interface

23.1 Features


- One SPI peripheral
- Full-duplex, three-wire synchronous data transfer
- Master or slave operation
- lsb first or msb first data transfer
- Eight programmable bit rates
- Interrupt flag at the end of transmission
- Write collision flag to indicate data collision
- Wake up from idle sleep mode
- Double speed master mode

23.2 Overview

The Serial Peripheral Interface (SPI) is a high-speed, full duplex, synchronous data transfer interface using three or four pins. It allows fast communication between an AVR XMEGA device and peripheral devices or between several microcontrollers.

A device connected to the bus must act as a master or slave. The master initiates and controls all data transactions. The interconnection between master and slave devices with SPI is shown in Figure 23-1. The system consists of two shift registers and a clock generator. The SPI master initiates the communication by pulling the slave select (SS) signal low for the desired slave. Master and slave prepare the data to be sent in their respective shift registers, and the master generates the required clock pulses on the SCK line to interchange data. Data are always shifted from master to slave on the master output, slave input (MOSI) line, and from slave to master on the master input, slave output (MISO) line. After each data packet, the master can synchronize the slave by pulling the SS line high.

Figure 23-1. SPI Master-slave Interconnection



By default, the SPI module is single buffered and transmit direction and double buffered in the receive direction. A byte written to the transmit data register will be copied to the shift register when a full character has been received. When receiving data, a received character must be read from the transmit data register before the third character has been completely shifted in to avoid losing data. Optionally, buffer modes can be enabled. When used, one buffer is available for transmitter and a double buffer for reception.

PORTC has one SPI. Notation of this is SPIC.

24. USART

24.1 Features

- Two identical USART peripherals
- Full-duplex or one-wire half-duplex operation
- Asynchronous or synchronous operation
 - Synchronous clock rates up to 1/2 of the device clock frequency
 - Asynchronous clock rates up to 1/8 of the device clock frequency
- Supports serial frames with:
 - 5, 6, 7, 8, or 9 data bits
 - Optionally even and odd parity bits
 - 1 or 2 stop bits
- Fractional baud rate generator
 - Can generate desired baud rate from any system clock frequency
 - No need for external oscillator with certain frequencies
- Built-in error detection and correction schemes
 - Odd or even parity generation and parity check
 - Data overrun and framing error detection
 - Noise filtering includes false start bit detection and digital low-pass filter
- Separate interrupts for
 - Transmit complete
 - Transmit data register empty
 - Receive complete
- Multiprocessor communication mode
 - Addressing scheme to address a specific devices on a multidevice bus
 - Enable unaddressed devices to automatically ignore all frames
- System wake-up from Start bit
- Master SPI mode
 - Double buffered operation
 - Configurable data order
 - Operation up to 1/2 of the peripheral clock frequency
- IRCOM module for IrDA compliant pulse modulation/demodulation
- One USART is connected to XMEGA Custom Logic (XCL) module:
 - Extend serial frame length up to 256 bit by using the peripheral counter
 - Modulate/demodulate data within the frame by using the glue logic outputs

24.2 Overview

The universal synchronous and asynchronous serial receiver and transmitter (USART) is a fast and flexible serial communication module. The USART supports full-duplex with asynchronous and synchronous operation and single wire half-duplex communication with asynchronous operation. The USART can be configured to operate in SPI master mode and used for SPI communication.

Communication is frame based, and the frame format can be customized to support a wide range of standards. The USART is buffered in both directions, enabling continued data transmission without any delay between frames. Separate interrupts for receive and transmit complete enable fully interrupt driven communication. Frame error and buffer overflow are detected in hardware and indicated with separate status flags. Even or odd parity generation and parity check can also be enabled.

In one-wire configuration, the TxD pin is connected to the RxD pin internally, limiting the IO pins usage. If the receiver is enabled when transmitting, it will receive what the transmitter is sending. This mode can be used for bit error detection.

32.2 Alternate Pin Functions

The tables below show the primary/default function for each pin on a port in the first column, the pin number in the second column, and then all alternate pin functions in the remaining columns. The head row shows what peripheral that enable and use the alternate pin functions.

For better flexibility, some alternate functions also have selectable pin locations for their functions, this is noted under the first table where this apply.

Table 32-1. PORT A – Alternate Functions

PORT A	Pin#	ADCA POS/ GAINPOS	ADCA NEG/ GAINNEG	DACA	ACA POS	ACA NEG	ACA OUT	REFA
PA0	6	ADC 0	ADC 0		AC0	AC0		AREF
PA1	5	ADC 1	ADC 1		AC1	AC1		
PA2	4	ADC 2	ADC 2	DAC0	AC2			
PA3	3	ADC 3	ADC 3	DAC1	AC3	AC3		
PA4	2	ADC 4	ADC 4		AC4			
PA5	31	ADC 5	ADC 5		AC5	AC5		
PA6	30	ADC 6	ADC 6		AC6		AC1OUT	
PA7	29	ADC 7	ADC 7			AC7	AC0OUT	

Table 32-2. PORT C – Alternate Functions

PORT C	Pin #	TCC4	WEXC	TCC5	USARTC0	SPIC	TWI	XCL (LUT)	EXTCLK	AC OUT
PC0	16	OC4A	OC4ALS				SDA	IN1/OUT0		
PC1	15	OC4B	OC4AHS		XCK0		SCL	IN2		
PC2	14	OC4C	OC4BLS		RXD0			IN0		
PC3	13	OC4D	OC4BHS		TXD0			IN3		
PC4	12	OC4A	OC4CLS	OC5A		SS		IN1/OUT0	EXTCLK	
PC5	11	OC4B	OC4CHS	OC5B	XCK0	SCK		IN2		
PC6	10	OC4C	OC4DLS		RXD0	MISO		IN0		AC1OUT
PC7	9	OC4D	OC4DHS		TXD0	MOSI		IN3		AC0OUT

Table 32-3. Debug – Program and Debug Functions

DEBUG	Pin #	PROG
RESET	8	PDI CLOCK
PDI	7	PDI DATA

Base Address	Name	Description
0x07E0	PORTR	Port R
0x0800	TCC4	Timer/Counter 4 on port C
0x0840	TCC5	Timer/Counter 5 on port C
0x0880	FAULTC4	Fault Extension on TCC4
0x0890	FAULTC5	Fault Extensionon TCC5
0x08A0	WEXC	Waveform Extension on port C
0x08B0	HIRESC	High Resolution Extension on port C
0x08C0	USARTC0	USART 0 on port C
0x08E0	SPIC	Serial Peripheral Interface on port C
0x08F8	IRCOM	Infrared Communication Module
0x0940	TCD5	Timer/Counter 5 on port D
0x09C0	USARTD0	USART 0 on port D

36. Electrical Characteristics

All typical values are measured at $T = 25^\circ\text{C}$ unless other temperature condition is given. All minimum and maximum values are valid across operating temperature and voltage unless other conditions are given.

36.1 Absolute Maximum Ratings

Symbol	Parameter	Min.	Typ.	Max.	Units
V_{CC}	Power supply voltage	-0.3		4	V
I_{VCC}	Current into a V_{CC} pin			200	mA
I_{GND}	Current out of a Gnd pin			200	
V_{PIN}	Pin voltage with respect to Gnd and V_{CC}	-0.5		$V_{CC}+0.5$	V
I_{PIN}	I/O pin sink/source current	-25		25	mA
T_A	Storage temperature	-65		150	$^\circ\text{C}$
T_j	Junction temperature			150	

36.2 General Operating Ratings

The device must operate within the ratings listed in Table 36-1 in order for all other electrical characteristics and typical characteristics of the device to be valid.

Table 36-1. General Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Units
V_{CC}	Power supply voltage	1.6		3.6	V
$A V_{CC}$	Analog supply voltage	1.6		3.6	
T_A	Temperature range	-40		85	$^\circ\text{C}$
T_j	Junction temperature	-40		105	

Table 36-2. Operating Voltage and Frequency

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
Clk_{CPU}	CPU clock frequency	$V_{CC} = 1.6\text{V}$	0		12	MHz
		$V_{CC} = 1.8\text{V}$	0		12	
		$V_{CC} = 2.7\text{V}$	0		32	
		$V_{CC} = 3.6\text{V}$	0		32	

The maximum CPU clock frequency depends on V_{CC} . As shown in Figure 36-1 the frequency vs. V_{CC} curve is linear between $1.8\text{V} < V_{CC} < 2.7\text{V}$.

Table 36-13. Accuracy Characteristics

Symbol	Parameter	Condition		Min.	Typ.	Max.	Units	
RES	Input Resolution					12	Bits	
INL ⁽¹⁾	Integral non-linearity	$V_{REF} = \text{Ext } 1.0V$	$V_{CC} = 1.6V$		± 2.0	± 3	lsb	
			$V_{CC} = 3.6V$		± 1.5	± 2.5		
		$V_{REF} = AV_{CC}$	$V_{CC} = 1.6V$		± 2.0	± 4		
			$V_{CC} = 3.6V$		± 1.5	± 4		
		$V_{REF} = \text{INT1V}$	$V_{CC} = 1.6V$		± 5.0			
			$V_{CC} = 3.6V$		± 5.0			
		$V_{REF} = \text{Ext } 1.0V$	$V_{CC} = 1.6V$		± 1.5	3		
			$V_{CC} = 3.6V$		± 0.6	1.5		
		$V_{REF} = AV_{CC}$	$V_{CC} = 1.6V$		± 1.0	3.5		
			$V_{CC} = 3.6V$		± 0.6	1.5		
DNL ⁽¹⁾	Differential non-linearity	$V_{REF} = \text{INT1V}$	$V_{CC} = 1.6V$		± 4.5		lsb	
			$V_{CC} = 3.6V$		± 4.5			
Gain error		After calibration			<4			
Gain calibration step size					4			
Gain calibration drift		$V_{REF} = \text{Ext } 1.0V$			<0.2		mV/K	
Offset error		After calibration			<1		lsb	
Offset calibration step size					1			

Note: 1. Maximum numbers are based on characterisation and not tested in production, and valid for 5% to 95% output voltage range.

36.8 Analog Comparator Characteristics

Table 36-14. Analog Comparator Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
V_{off}	Input offset voltage			10		mV
I_{lk}	Input leakage current			<10	50	nA
	Input voltage range		-0.1		AV_{CC}	V
	AC startup time			50		μs
V_{hys1}	Hysteresis, none	$V_{CC} = 1.6V - 3.6V$		0		mV
V_{hys2}	Hysteresis, small	$V_{CC} = 1.6V - 3.6V$		12		
V_{hys3}	Hysteresis, large	$V_{CC} = 1.6V - 3.6V$		28		
t_{delay}	Propagation delay	$V_{CC} = 3.0V, T = 85^\circ C$		22	30	ns
		$V_{CC} = 1.6V - 3.6V$		21	40	

36.13 Clock and Oscillator Characteristics

36.13.1 Calibrated 32.768kHz Internal Oscillator Characteristics

Table 36-20. 32.768kHz Internal Oscillator Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Frequency			32.768		kHz
	Factory calibration accuracy	T = 25°C, V _{CC} = 3.0V	-0.5		0.5	%
	User calibration accuracy		-0.5		0.5	

36.13.2 Calibrated 8MHz Internal Oscillator Characteristics

Table 36-21. 8MHz Internal Oscillator Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Frequency range		4.4		9.4	
	Factory calibrated frequency			8		MHz
	Factory calibration accuracy	T = 25°C, V _{CC} = 3.0V	-0.5		0.5	%
	User calibration accuracy		-0.5		0.5	

36.13.3 Calibrated and Tunable 32MHz Internal Oscillator Characteristics

Table 36-22. 32MHz Internal Oscillator Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Frequency range	DFLL can tune to this frequency over voltage and temperature	30		55	
	Factory calibrated frequency			32		MHz
	Factory calibration accuracy	T = 25°C, V _{CC} = 3.0V	-1.5		1.5	%
	User calibration accuracy		-0.2		0.2	
	DFLL calibration step size			0.23		

36.13.4 32 kHz Internal ULP Oscillator Characteristics

Table 36-23. 32 kHz Internal ULP Oscillator Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Output frequency			32		kHz
	Accuracy		-30		30	%

36.14 SPI Characteristics

Figure 36-5. SPI Timing Requirements in Master Mode




Figure 36-6. SPI Timing Requirements in Slave Mode




Table 36-29. SPI Timing Characteristics and Requirements

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
t_{SCK}	SCK period	Master				ns
t_{SCKW}	SCK high/low width	Master		0.5×SCK		
t_{SCKR}	SCK rise time	Master		2.7		
t_{SCKF}	SCK fall time	Master		2.7		
t_{MIS}	MISO setup to SCK	Master		10		
t_{MIH}	MISO hold after SCK	Master		10		
t_{MOS}	MOSI setup SCK	Master		0.5×SCK		
t_{MOH}	MOSI hold after SCK	Master		1.0		
t_{SSCK}	Slave SCK Period	Slave	4×t Clk _{PER}			
t_{SSCKW}	SCK high/low width	Slave	2×t Clk _{PER}			
t_{SSCKR}	SCK rise time	Slave			1600	
t_{SSCKF}	SCK fall time	Slave			1600	
t_{SIS}	MOSI setup to SCK	Slave	3.0			
t_{SIH}	MOSI hold after SCK	Slave	t Clk _{PER}			
t_{SSS}	\overline{SS} setup to SCK	Slave	21			
t_{SSH}	\overline{SS} hold after SCK	Slave	20			
t_{SOS}	MISO setup SCK	Slave		8.0		
t_{SOH}	MISO hold after SCK	Slave		13		
t_{SOSS}	MISO setup after \overline{SS} low	Slave		11		
t_{SOSH}	MISO hold after \overline{SS} high	Slave		8.0		

37.1.2 Idle Mode Supply Current

Figure 37-9. Idle Mode Supply Current vs. Frequency

$f_{SYS} = 0 - 1\text{MHz}$ external clock, $T = 25^\circ\text{C}$




Figure 37-10. Idle Mode Supply Current vs. Frequency

$f_{SYS} = 1 - 32\text{MHz}$ external clock, $T = 25^\circ\text{C}$




Figure 37-35.I/O Pin Input Threshold Voltage vs. V_{CC}




Figure 37-36.I/O Pin Input Threshold Voltage vs. V_{CC}





Figure 37-37.I/O Pin Input Hysteresis vs. V_{CC}



37.3 ADC Characteristics

Figure 37-38.ADC INL vs. V_{REF}

$T = 25^\circ\text{C}$, $V_{CC} = 3.6\text{V}$, external reference




Figure 37-43. ADC Gain Error vs. Temperature

$V_{CC} = 3.6V$, $V_{REF} = 1.0V$, ADC sample rate = 300ksps




Figure 37-44. ADC Offset Error vs. V_{CC}

$T = 25^{\circ}\text{C}$, $V_{REF} = 1.0V$, ADC sample rate = 300ksps




Figure 37-53.Analog Comparator Propagation Delay vs. Temperature




Figure 37-54.Analog Comparator Current Consumption vs. V_{CC}




Figure 37-65.Reset Pin Pull-up Resistor Current vs. Reset Pin Voltage




Figure 37-66.Reset Pin Input Threshold Voltage vs. V_{CC}




Figure 37-76. 8MHz Internal Oscillator CAL Calibration Step Size




Figure 37-77. 8MHz Internal Oscillator Frequency vs. Calibration






Figure 37-84. SDA Fall Time vs. V_{cc}



37.12 PDI Characteristics

Figure 37-85. Maximum PDI Frequency vs. V_{cc}



38.2 Rev. A

- DAC: AREF on PD0 is not available for the DAC
- EDMA: Channel transfer never stops when double buffering is enabled on subsequent channels
- ADC: Offset correction fails in unsigned mode
- ADC: Averaging is failing when channel scan is enabled
- ADC: Averaging in single conversion requires multiple conversion triggers
- ADC accumulator sign extends the result in unsigned mode averaging
- ADC: Free running average mode issue
- ADC: Event triggered conversion in averaging mode
- AC: Flag can not be cleared if the module is not enabled
- USART: Receiver not functional when variable data length and start frame detector are enabled
- T/C: Counter does not start when CLKSEL is written
- EEPROM write and Flash write operations fails under 2.0V
- TWI master or slave remembering data
- Temperature Sensor not calibrated

Issue: **DAC: AREF on PD0 is not available for the DAC**

The AREF external reference input on pin PD0 is not available for the DAC.

Workaround:

No workaround. Only AREF on pin PA0 can be used as external reference input for the DAC.

Issue: **EDMA: Channel transfer never stops when double buffering is enabled on subsequent channels**

When the double buffering is enabled on two channels, the channels which are not set in double buffering mode are never disabled at the end of the transfer. A new transfer can start if the channel is not disabled by software.

Workaround:

- CHMODE = 00
Enable double buffering on all channels or do not use channels which are not set the double buffering mode.
- CHMODE = 01 or 10
Do not use the channel which is not supporting the double buffering mode.

Issue: **ADC: Offset correction fails in unsigned mode**

In single ended, unsigned mode, a problem appears in low saturation (zero) when the offset correction is activated. The offset is removed from result and when a negative result appears, the result is not correct.

Workaround:

No workaround, but avoid using this correction method to cancel ΔV effect.

36.7	DAC Characteristics	79
36.8	Analog Comparator Characteristics	80
36.9	Bandgap and Internal 1.0V Reference Characteristics	81
36.10	External Reset Characteristics	82
36.11	Power-on Reset Characteristics	82
36.12	Flash and EEPROM Characteristics	82
36.13	Clock and Oscillator Characteristics	84
36.14	SPI Characteristics	89
36.15	Two-Wire Interface Characteristics	91
37.	Typical Characteristics	93
37.1	Current Consumption	93
37.2	I/O Pin Characteristics	104
37.3	ADC Characteristics	111
37.4	DAC Characteristics	116
37.5	AC Characteristics	117
37.6	Internal 1.0V Reference Characteristics	122
37.7	BOD Characteristics	122
37.8	External Reset Characteristics	123
37.9	Power-on Reset Characteristics	126
37.10	Oscillator Characteristics	128
37.11	Two-wire Interface Characteristics	134
37.12	PDI Characteristics	135
38.	Errata – ATxmega32E5 / ATxmega16E5 / ATxmega8E5	136
38.1	Rev. B	136
38.2	Rev. A	138
39.	Revision History	141
39.1	8153K – 08/2016	141
39.2	8153J – 11/2014	141
39.3	8153I – 08/2014	141
39.4	8153H – 07/2014	141
39.5	8153G – 10/2013	141
39.6	8153F – 08/2013	141
39.7	8153E – 06/2013	142
39.8	8153D – 06/2013	142
39.9	8153C – 05/2013	142
39.10	8153B – 04/2013	142
39.11	8153A – 04/2013	142
Table of Contents	i	