



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details		
Product Status	Active	
Core Processor	AVR	
Core Size	8/16-Bit	
Speed	32MHz	
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART	
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT	
Number of I/O	26	
Program Memory Size	16KB (8K x 16)	
Program Memory Type	FLASH	
EEPROM Size	512 x 8	
RAM Size	2K x 8	
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V	
Data Converters	A/D 16x12b; D/A 2x12b	
Oscillator Type	Internal	
Operating Temperature	-40°C ~ 85°C (TA)	
Mounting Type	Surface Mount	
Package / Case	32-TQFP	
Supplier Device Package	32-TQFP (7x7)	
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atxmega16e5-au	

# 10. Event System

# 10.1 Features

- System for direct peripheral-to-peripheral communication and signaling
- Peripherals can directly send, receive, and react to peripheral events
  - CPU and EDMA controller independent operation
  - 100% predictable signal timing
  - Short and guaranteed response time
  - Synchronous and asynchronous event routing
- Eight event channels for up to eight different and parallel signal routing and configurations
- Events can be sent and/or used by most peripherals, clock system, and software
- Additional functions include
  - Quadrature decoder with rotary filtering
  - Digital filtering of I/O pin state with configurable filter
  - Simultaneous synchronous and asynchronous events provided to peripheral
- Works in all sleep modes

### 10.2 Overview

The event system enables direct peripheral-to-peripheral communication and signaling. It allows a change in one peripheral's state to automatically trigger actions in other peripherals. It is designed to provide a predictable system for short and predictable response times between peripherals. It allows for autonomous peripheral control and interaction without the use of interrupts, CPU, or EDMA controller resources, and is thus a powerful tool for reducing the complexity, size and execution time of application code. It allows for synchronized timing of actions in several peripheral modules. The event system enables also asynchronous event routing for instant actions in peripherals.

A change in a peripheral's state is referred to as an event, and usually corresponds to the peripheral's interrupt conditions. Events can be directly passed to other peripherals using a dedicated routing network called the event routing network. How events are routed and used by the peripherals is configured in software.

Figure 10-1 shows a basic diagram of all connected peripherals. The event system can directly connect together analog and digital converters, analog comparators, I/O port pins, the real-time counter, timer/counters, IR communication module (IRCOM), and XMEGA Custom Logic (programmable logic) block (XCL). It can also be used to trigger EDMA transactions (EDMA controller). Events can also be generated from software and peripheral clock.



Figure 10-1. Event System Overview and Connected Peripherals

The event routing network consists of eight software-configurable multiplexers that control how events are routed and used. These are called event channels, and allow up to eight parallel event configurations and routing. The maximum routing latency of an external event is two peripheral clock cycles due to re-synchronization, but several peripherals can directly use the asynchronous event without any clock delay. The event system works in all power sleep modes, but only asynchronous events can be routed in sleep modes where the system clock is not available.



#### 11.3.2 32.768kHz Calibrated Internal Oscillator

This oscillator provides an approximate 32.768kHz clock. It is calibrated during production to provide a default frequency close to its nominal frequency. The calibration register can also be written from software for run-time calibration of the oscillator frequency. The oscillator employs a built-in prescaler, which provides both a 32.768kHz output and a 1.024kHz output.

### 11.3.3 32.768kHz Crystal Oscillator

A 32.768kHz crystal oscillator can be connected between the TOSC1 and TOSC2 pins and enables a dedicated low frequency oscillator input circuit. A low power mode with reduced voltage swing on TOSC2 is available. This oscillator can be used as a clock source for the system clock and RTC, and as the DFLL reference clock.

### 11.3.4 0.4 - 16MHz Crystal Oscillator

This oscillator can operate in four different modes optimized for different frequency ranges, all within 0.4 - 16MHz.

### 11.3.5 8MHz Calibrated Internal Oscillator

The 8MHz calibrated internal oscillator is the default system clock source after reset. It is calibrated during production to provide a default frequency close to its nominal frequency. The calibration register can also be written from software for run-time calibration of the oscillator frequency. The oscillator employs a built-in prescaler, with 2MHz output. The default output frequency at start-up and after reset is 2MHz. A low power mode option can be used to enable fast system wake-up from power-save mode. In all other modes, the low power mode can be enabled to significantly reduce the power consumption of the internal oscillator.

### 11.3.6 32MHz Run-time Calibrated Internal Oscillator

The 32MHz run-time calibrated internal oscillator is a high-frequency oscillator. It is calibrated during production to provide a default frequency close to its nominal frequency. A digital frequency looked loop (DFLL) can be enabled for automatic run-time calibration of the oscillator to compensate for temperature and voltage drift and optimize the oscillator accuracy. This oscillator can also be adjusted and calibrated to any frequency between 30 and 55MHz.

### 11.3.7 External Clock Sources

The XTAL1 and XTAL2 pins can be used to drive an external oscillator, either a quartz crystal or a ceramic resonator. XTAL1 or pin 4 of port C (PC4) can be used as input for an external clock signal. The TOSC1 and TOSC2 pins are dedicated to driving a 32.768kHz crystal oscillator.

### 11.3.8 PLL with 1x-31x Multiplication Factor

The built-in phase locked loop (PLL) can be used to generate a high-frequency system clock. The PLL has a user-selectable multiplication factor of from 1 to 31. In combination with the prescalers, this gives a wide range of output frequencies from all clock sources.



#### 13.4.2 Brownout Detection

The on-chip brownout detection (BOD) circuit monitors the Vcc level during operation by comparing it to a fixed, programmable level that is selected by the BODLEVEL fuses. If disabled, BOD is forced on at the lowest level during chip erase and when the PDI is enabled.

#### 13.4.3 External Reset

The external reset circuit is connected to the external RESET pin. The external reset will trigger when the RESET pin is driven below the RESET pin threshold voltage, VRST, for longer than the minimum pulse period, text. The reset will be held as long as the pin is kept low. The RESET pin includes an internal pull-up resistor.

### 13.4.4 Watchdog Reset

The watchdog timer (WDT) is a system function for monitoring correct program operation. If the WDT is not reset from the software within a programmable timeout period, a watchdog reset will be given. The watchdog reset is active for one to two clock cycles of the 2MHz internal oscillator. For more details, see "WDT – Watchdog Timer" on page 27.

#### 13.4.5 Software Reset

The software reset makes it possible to issue a system reset from software by writing to the software reset bit in the reset control register. The reset will be issued within two CPU clock cycles after writing the bit. It is not possible to execute any instruction from when a software reset is requested until it is issued.

# 13.4.6 Program and Debug Interface Reset

The program and debug interface reset contains a separate reset source that is used to reset the device during external programming and debugging. This reset source is accessible only from external debuggers and programmers.



# 14. WDT - Watchdog Timer

# 14.1 Features

- · Issues a device reset if the timer is not reset before its timeout period
- Asynchronous operation from dedicated oscillator
- 1kHz output of the 32kHz ultra low power oscillator
- 11 selectable timeout periods, from 8ms to 8s
- Two operation modes:
  - Normal mode
  - Window mode
- Configuration lock to prevent unwanted changes

# 14.2 Overview

The watchdog timer (WDT) is a system function for monitoring correct program operation. It makes it possible to recover from error situations such as runaway or deadlocked code. The WDT is a timer, configured to a predefined timeout period, and is constantly running when enabled. If the WDT is not reset within the timeout period, it will issue a microcontroller reset. The WDT is reset by executing the WDR (watchdog timer reset) instruction from the application code.

The window mode makes it possible to define a time slot or window inside the total timeout period during which WDT must be reset. If the WDT is reset outside this window, either too early or too late, a system reset will be issued. Compared to the normal mode, this can also catch situations where a code error causes constant WDR execution.

The WDT will run in active mode and all sleep modes, if enabled. It is asynchronous, runs from a CPU-independent clock source, and will continue to operate to issue a system reset even if the main clocks fail.

The configuration change protection mechanism ensures that the WDT settings cannot be changed by accident. For increased safety, a fuse for locking the WDT settings is also available.



The output override disable unit can disable the waveform output on selectable port pins to optimize the pins usage. This is to free the pins for other functional use, when the application does not need the waveform output spread across all the port pins as they can be selected by the OTMX configurations.

The waveform extension is available for TCC4 and TCC5. The notation of this is WEXC.



# 25. IRCOM - IR Communication Module

# 25.1 Features

- Pulse modulation/demodulation for infrared communication
- IrDA compatible for baud rates up to 115.2Kbps
- Selectable pulse modulation scheme
  - 3/16 of the baud rate period
  - Fixed pulse period, 8-bit programmable
  - Pulse modulation disabled
- Built-in filtering
- Can be connected to and used by any USART

# 25.2 Overview

Atmel AVR XMEGA devices contain an infrared communication module (IRCOM) that is IrDA compatible for baud rates up to 115.2Kbps. It can be connected to any USART to enable infrared pulse encoding/decoding for that USART.



The LUT works in all sleep modes. Combined with event system and one I/O pin, the LUT can wake-up the system if, and only if, condition on up to three input pins is true.

A block diagram of the programmable logic unit with extensions and closely related peripheral modules (in grey) is shown in Figure 26-1.

Figure 26-1. XMEGA Custom Logic Module and Closely Related Peripherals








Figure 30-1. Analog Comparator Overview



The window function is realized by connecting the external inputs of the two analog comparators in a pair as shown in Figure 30-2.

Figure 30-2. Analog Comparator Window Function





Mnemonics	Operands	Description	Opera	ation		Flags	#Clocks
ICALL		Indirect Call to (Z)	PC(15:0) PC(21:16)	<b>←</b>	Z, 0	None	2 / 3 <sup>(1)</sup>
EICALL		Extended Indirect Call to (Z)	PC(15:0) PC(21:16)	<b>← ←</b>	Z, EIND	None	3 <sup>(1)</sup>
CALL	k	call Subroutine	PC	<b>←</b>	k	None	3 / 4 <sup>(1)</sup>
RET		Subroutine Return	PC	←	STACK	None	4 / 5 <sup>(1)</sup>
RETI		Interrupt Return	PC	<b>←</b>	STACK	I	4 / 5 <sup>(1)</sup>
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC	<b>←</b>	PC + 2 or 3	None	1/2/3
СР	Rd,Rr	Compare	Rd - Rr			Z,C,N,V,S,H	1
CPC	Rd,Rr	Compare with Carry	Rd - Rr - C			Z,C,N,V,S,H	1
СРІ	Rd,K	Compare with Immediate	Rd - K			Z,C,N,V,S,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b) = 0) PC	<b>←</b>	PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register Set	if (Rr(b) = 1) PC	<b>←</b>	PC + 2 or 3	None	1/2/3
SBIC	A, b	Skip if Bit in I/O Register Cleared	if (I/O(A,b) = 0) PC	<b>←</b>	PC + 2 or 3	None	2/3/4
SBIS	A, b	Skip if Bit in I/O Register Set	If (I/O(A,b) =1) PC	<b>←</b>	PC + 2 or 3	None	2/3/4
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC	<b>←</b>	PC + k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC	<b>←</b>	PC + k + 1	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC	<b>←</b>	PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC	<b>←</b>	PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC	<b>←</b>	PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC	<b>←</b>	PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC	<b>←</b>	PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC	<b>←</b>	PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC	<b>←</b>	PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC	<b>←</b>	PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N ⊕ V= 0) then PC	<b>←</b>	PC + k + 1	None	1/2
BRLT	k	Branch if Less Than, Signed	if (N ⊕ V= 1) then PC	<b>←</b>	PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC	<b>←</b>	PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC	<b>←</b>	PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC	<b>←</b>	PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC	<b>←</b>	PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC	←	PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC	<b>←</b>	PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC	<b>←</b>	PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC	<b>←</b>	PC + k + 1	None	1/2
		Data tr	ansfer instructions				
MOV	Rd, Rr	Copy Register	Rd	<b>←</b>	Rr	None	1
MOVW	Rd, Rr	Copy Register Pair	Rd+1:Rd	<b>←</b>	Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd	<b>←</b>	К	None	1



Mnemonics	Operands	Description	Opera	ation		Flags	#Clocks
SPM	Z+	Store Program Memory and Post-Increment by 2	(RAMPZ:Z) Z	<b>←</b> <b>←</b>	R1:R0, Z + 2	None	-
IN	Rd, A	In From I/O Location	Rd	<b>←</b>	I/O(A)	None	1
OUT	A, Rr	Out To I/O Location	I/O(A)	<b>←</b>	Rr	None	1
PUSH	Rr	Push Register on Stack	STACK	<b>←</b>	Rr	None	1 <sup>(1)</sup>
POP	Rd	Pop Register from Stack	Rd	<b>←</b>	STACK	None	2 <sup>(1)</sup>
ХСН	Z, Rd	Exchange RAM location	Temp Rd (Z)	<b>←</b> <b>←</b> <b>←</b>	Rd, (Z), Temp	None	2
LAS	Z, Rd	Load and Set RAM location	Temp Rd (Z)	← ← ←	Rd, (Z), Temp v (Z)	None	2
LAC	Z, Rd	Load and Clear RAM location	Temp Rd (Z)	← ← ←	Rd, (Z), (\$FFh – Rd) ● (Z)	None	2
LAT	Z, Rd	Load and Toggle RAM location	Temp Rd (Z)	← ← ←	$\begin{array}{l} Rd,\\ (Z),\\ Temp \oplus (Z) \end{array}$	None	2
		Bit and	bit-test instructions				
LSL	Rd	Logical Shift Left	Rd(n+1) Rd(0) C	← ← ←	Rd(n), 0, Rd(7)	Z,C,N,V,H	1
LSR	Rd	Logical Shift Right	Rd(n) Rd(7) C	<b>←</b> <b>←</b>	Rd(n+1), 0, Rd(0)	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	Rd(0) Rd(n+1) C	← ← ←	C, Rd(n), Rd(7)	Z,C,N,V,H	1
ROR	Rd	Rotate Right Through Carry	Rd(7) Rd(n) C	← ← ←	C, Rd(n+1), Rd(0)	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	Rd(n)	<b>←</b>	Rd(n+1), n=06	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)	$\leftrightarrow$	Rd(74)	None	1
BSET	s	Flag Set	SREG(s)	<b>←</b>	1	SREG(s)	1
BCLR	s	Flag Clear	SREG(s)	<b>←</b>	0	SREG(s)	1
SBI	A, b	Set Bit in I/O Register	I/O(A, b)	<b>←</b>	1	None	1
СВІ	A, b	Clear Bit in I/O Register	I/O(A, b)	<b>←</b>	0	None	1
BST	Rr, b	Bit Store from Register to T	Т	<b>←</b>	Rr(b)	Т	1
BLD	Rd, b	Bit load from T to Register	Rd(b)	←	Т	None	1
SEC		Set Carry	С	<b>←</b>	1	С	1
CLC		Clear Carry	С	<b>←</b>	0	С	1
SEN		Set Negative Flag	N	<b>←</b>	1	N	1
CLN		Clear Negative Flag	N	<b>←</b>	0	N	1
SEZ		Set Zero Flag	Z	<b>←</b>	1	Z	1
CLZ		Clear Zero Flag	Z	←	0	Z	1
SEI		Global Interrupt Enable	I	←	1	I	1



# 36.14 SPI Characteristics

Figure 36-5. SPI Timing Requirements in Master Mode





Figure 36-6. SPI Timing Requirements in Slave Mode





# 37.2 I/O Pin Characteristics

# 37.2.1 Pull-up

Figure 37-23.I/O pin pull-up Resistor Current vs. Input Voltage





Figure 37-24.I/O Pin Pull-up Resistor Current vs. Input Voltage





# Figure 37-45. ADC Offset Error vs. $V_{\text{REF}}$

T = 25 °C,  $V_{CC} = 3.6$ V, ADC sample rate = 300ksps




Figure 37-46.ADC Gain Error vs. Temperature

 $V_{\rm CC} = 3.6 \, \text{V}, \ V_{\it REF} = \text{external 1.0V}, \ \text{sample rate} = 300 \, \text{ksps}$ 






Figure 37-63.Reset Pin Pull-up Resistor Current vs. Reset Pin Voltage




Figure 37-64.Reset Pin Pull-up Resistor Current vs. Reset Pin Voltage







Figure 37-67.Reset Pin Input Threshold Voltage vs.  $V_{\rm CC}$ 



# 37.9 Power-on Reset Characteristics

Figure 37-68. Power-on Reset Current Consumption vs.  $V_{\rm CC}$ 

BOD level = 3.0V, enabled in continuous mode T [°C] -40 700 <del>---- 25</del> 600-<del>----</del> 85 500-**—** 105 400-300-200-100-04 0.4 0.8 2.0 2.4 0.0 1.2 1.6 2.8

V\_CC\_[V]



# 37.10.3 8MHz Internal Oscillator

Figure 37-74. 8MHz Internal Oscillator Frequency vs. Temperature

Normal mode V\_CC\_[V] <del>----</del> 1.6 8.160 **—** 1.8 8.140 **—** 2.2 8.120 \_\_\_2.7 8.100 Frequency [MHz] 8.080 3 8.060 **—** 3.6 8.040 8.020 8.000 7.980 7.960 -30 -15 0 15 30 45 60 75 105

Temperature [°C]

Figure 37-75. 8MHz Internal Oscillator Frequency vs. Temperature

Low power mode

V\_CC\_ -- 1.6 8.160 <del>----</del> 1.8 8.140 \_\_\_2.2 8.120 \_\_\_2.7 8.100 Frequency [MHz] 3 8.080 **—** 3.6 8.060 8.040 8.020 8.000 7.980 -30 -15 0 30 45 60 75 105 -45 15 90 Temperature [℃]



# Issue: TWI SM bus level one Master or slave remembering data

If a write is made to Data register, prior to Address register, the TWI design sends the data as soon as the write to Address register is made. But the send data will be always 0x00.

### Workaround:

Since single interrupt line is shared by both timeout interrupt and other TWI interrupt sources, there is a possibility in software that data register will be written after timeout is detected but before timeout interrupt routine is executed. To avoid this, in software, before writing data register, always ensure that timeout status flag is not set.

# Issue: Temperature sensor not calibrated

Temperature sensor factory calibration is not implemented on devices before date code 1324.

### Workaround:

None.

# Issue: Automatic port override on PORT C

When Waveform generation is enabled on PORT C Timers, Automatic port override of peripherals other than Tc may not work even though the pin is not used as waveform output pin.

### Workaround:

No workaround.

### Issue: Sext timer is not implemented in slave mode

In slave mode, only Ttout timer is implemented. Sext timer is needed in slave mode to release the SCL line and to allow the master to send a STOP condition. If only master implements Sext timer, slave continues to stretch the SCL line (up to the Ttout timeout in the worse case). Sext = Slave cumulative timeout.

### Workaround:

No workaround.



# 38.2 Rev. A

- DAC: AREF on PD0 is not available for the DAC
- EDMA: Channel transfer never stops when double buffering is enabled on sub-sequent channels
- ADC: Offset correction fails in unsigned mode
- ADC: Averaging is failing when channel scan is enabled
- ADC: Averaging in single conversion requires multiple conversion triggers
- ADC accumulator sign extends the result in unsigned mode averaging
- ADC: Free running average mode issue
- ADC: Event triggered conversion in averaging mode
- AC: Flag can not be cleared if the module is not enabled
- USART: Receiver not functional when variable data length and start frame detector are enabled
- T/C: Counter does not start when CLKSEL is written
- EEPROM write and Flash write operations fails under 2.0V
- TWI master or slave remembering data
- Temperature Sensor not calibrated

### Issue: DAC: AREF on PD0 is not available for the DAC

The AREF external reference input on pin PD0 is not available for the DAC.

# Workaround:

No workaround. Only AREF on pin PA0 can be used as external reference input for the DAC.

# Issue: EDMA: Channel transfer never stops when double buffering is enabled on sub-sequent channels

When the double buffering is enabled on two channels, the channels which are not set in double buffering mode are never disabled at the end of the transfer. A new transfer can start if the channel is not disabled by software.

# Workaround:

CHMODE = 00

Enable double buffering on all channels or do not use channels which are not set the double buffering mode.

CHMODE = 01 or 10

Do not use the channel which is not supporting the double buffering mode.

### Issue: ADC: Offset correction fails in unsigned mode

In single ended, unsigned mode, a problem appears in low saturation (zero) when the offset correction is activated. The offset is removed from result and when a negative result appears, the result is not correct.

### Workaround:

No workaround, but avoid using this correction method to cancel  $\Delta V$  effect.



12.	Power Management and Sleep Modes	23
	12.1 Features	. 23
	12.2 Overview	. 23
	12.3 Sleep Modes	. 23
13.	System Control and Reset	25
	13.1 Features	
	13.2 Overview	
	13.3 Reset Sequence	
	13.4 Reset Sources.	
4.4	WDT Watchdon Timer	27
14.	WDT – Watchdog Timer	
	14.1 Features         14.2 Overview	
	14.2 Overview	. 21
15.	Interrupts and Programmable Multilevel Interrupt Controller	28
	15.1 Features	. 28
	15.2 Overview	. 28
	15.3 Interrupt Vectors	. 28
16.	I/O Ports	30
_	16.1 Features	
	16.2 Overview	
	16.3 Output Driver	
	16.4 Input Sensing	. 33
	16.5 Alternate Port Functions	. 33
17.	Timer Counter Type 4 and 5	34
	17.1 Features	
	17.2 Overview	
40		
18.	WeX – Waveform Extension	
	18.1 Features	
	18.2 Overview	. 36
19.	Hi-Res – High Resolution Extension	38
	19.1 Features	. 38
	19.2 Overview	. 38
20	Fault Extension	39
_0.	20.1 Features	
	20.2 Overview	
21.	RTC – 16-bit Real-Time Counter	
	21.1 Features	
	21.2 Overview	. 40
22.	TWI – Two-Wire Interface	42
	22.1 Features	
	22.2 Overview	
22	CDI Carial Davimbaral Interface	
23.	SPI – Serial Peripheral Interface	<b>44</b>

