

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	AVR
Core Size	8/16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	26
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VFQFN Exposed Pad
Supplier Device Package	32-VQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atxmega32e5-mnr

the corresponding peripheral registers from software. For details on calibration conditions, refer to "Electrical Characteristics" on page 71.

The production signature row also contains an ID that identifies each microcontroller device type and a serial number for each manufactured device. The serial number consists of the production lot number, wafer number, and wafer coordinates for the device. The device ID for the available devices is shown in Table 8-1.

The production signature row cannot be written or erased, but it can be read from application software and external programmers.

Table 8-1. Device ID Bytes for Atmel AVR XMEGA E5 Devices

Device		Device ID bytes	
	Byte 2	Byte 1	Byte 0
ATxmega32E5	4C	95	1E
ATxmega16E5	45	94	1E
ATxmega8E5	41	93	1E

### 8.3.5 User Signature Row

The user signature row is a separate memory section that is fully accessible (read and write) from application software and external programmers. It is one flash page in size, and is meant for static user parameter storage, such as calibration data, custom serial number, identification numbers, random number seeds, etc. This section is not erased by chip erase commands that erase the flash, and requires a dedicated erase command. This ensures parameter storage during multiple program/erase operations and on-chip debug sessions.

### 8.4 Fuses and Lock Bits

The fuses are used to configure important system functions, and can only be written from an external programmer. The application software can read the fuses. The fuses are used to configure reset sources such as brownout detector and watchdog, startup configuration, etc.

The lock bits are used to set protection levels for the different flash sections (i.e., if read and/or write access should be blocked). Lock bits can be written by external programmers and application software, but only to stricter protection levels. Chip erase is the only way to erase the lock bits. To ensure that flash contents are protected even during chip erase, the lock bits are erased after the rest of the flash memory has been erased.

An un-programmed fuse or lock bit will have the value one, while a programmed fuse or lock bit will have the value zero. Both fuses and lock bits are reprogrammable like the flash program memory.



#### 11.3.2 32.768kHz Calibrated Internal Oscillator

This oscillator provides an approximate 32.768kHz clock. It is calibrated during production to provide a default frequency close to its nominal frequency. The calibration register can also be written from software for run-time calibration of the oscillator frequency. The oscillator employs a built-in prescaler, which provides both a 32.768kHz output and a 1.024kHz output.

### 11.3.3 32.768kHz Crystal Oscillator

A 32.768kHz crystal oscillator can be connected between the TOSC1 and TOSC2 pins and enables a dedicated low frequency oscillator input circuit. A low power mode with reduced voltage swing on TOSC2 is available. This oscillator can be used as a clock source for the system clock and RTC, and as the DFLL reference clock.

### 11.3.4 0.4 - 16MHz Crystal Oscillator

This oscillator can operate in four different modes optimized for different frequency ranges, all within 0.4 - 16MHz.

#### 11.3.5 8MHz Calibrated Internal Oscillator

The 8MHz calibrated internal oscillator is the default system clock source after reset. It is calibrated during production to provide a default frequency close to its nominal frequency. The calibration register can also be written from software for run-time calibration of the oscillator frequency. The oscillator employs a built-in prescaler, with 2MHz output. The default output frequency at start-up and after reset is 2MHz. A low power mode option can be used to enable fast system wake-up from power-save mode. In all other modes, the low power mode can be enabled to significantly reduce the power consumption of the internal oscillator.

#### 11.3.6 32MHz Run-time Calibrated Internal Oscillator

The 32MHz run-time calibrated internal oscillator is a high-frequency oscillator. It is calibrated during production to provide a default frequency close to its nominal frequency. A digital frequency looked loop (DFLL) can be enabled for automatic run-time calibration of the oscillator to compensate for temperature and voltage drift and optimize the oscillator accuracy. This oscillator can also be adjusted and calibrated to any frequency between 30 and 55MHz.

### 11.3.7 External Clock Sources

The XTAL1 and XTAL2 pins can be used to drive an external oscillator, either a quartz crystal or a ceramic resonator. XTAL1 or pin 4 of port C (PC4) can be used as input for an external clock signal. The TOSC1 and TOSC2 pins are dedicated to driving a 32.768kHz crystal oscillator.

### 11.3.8 PLL with 1x-31x Multiplication Factor

The built-in phase locked loop (PLL) can be used to generate a high-frequency system clock. The PLL has a user-selectable multiplication factor of from 1 to 31. In combination with the prescalers, this gives a wide range of output frequencies from all clock sources.



There are two differences between timer/counter type 4 and type 5. Timer/counter 4 has four CC channels, and timer/counter 5 has two CC channels. Both timer/counter 4 and 5 can be set in 8-bit mode, allowing the application to double the number of compare and capture channels that then get 8-bit resolution.

Some timer/counters have extensions that enable more specialized waveform generation. The waveform extension (WeX) is intended for motor control, ballast, LED, H-bridge, power converters, and other types of power control applications. It enables more customized waveform output distribution, and low- and high-side channel output with optional dead-time insertion. It can also generate a synchronized bit pattern across the port pins. The high-resolution (hires) extension can increase the waveform resolution by four or eight times by using an internal clock source four times faster than the peripheral clock. The fault extension (FAULT) enables fault protection for safe and deterministic handling, disabling and/or shut down of external drivers.

A block diagram of the 16-bit timer/counter with extensions and closely related peripheral modules (in grey) is shown in Figure 17-1.

Timer/Counter Base Counter clk<sub>PER</sub> **Prescaler Timer Period** Control Logic Event Counter **System** clk<sub>PER4</sub> WeX Compare/Capture Channel B Output Override Disable Compare/Capture Channel A SWAP Capture Comparator Waveform Buffer Generation

Figure 17-1. 16-bit Timer/counter and Closely Related Peripherals

PORTC has one timer/counter 4 and one timer/counter 5. PORTD has one timer/counter 5. Notation of these are TCC4 (timer/counter C4), TCC5, and TCD5, respectively.



## 18. WeX - Waveform Extension


## 18.1 Features

- Module for more customized and advanced waveform generation
  - Optimized for various type of motor, ballast, and power stage control
- Output matrix for timer/counter waveform output distribution
  - Configurable distribution of compare channel output across port pins
  - Redistribution of dead-time insertion resource between TC4 and TC5
- Four dead-time insertion (DTI) units, each with
  - Complementary high and low side with non overlapping outputs
  - Separate dead-time setting for high and low side
  - 8-bit resolution
- Four swap (SWAP) units
  - Separate port pair or low high side drivers swap
  - Double buffered swap feature
- Pattern generation creating synchronized bit pattern across the port pins
  - Double buffered pattern generation

### 18.2 Overview

The waveform extension (WEX) provides extra functions to the timer/counter in waveform generation (WG) modes. It is primarily intended for motor control, ballast, LED, H-bridge, power converters, and other types of power control applications. The WEX consist of five independent and successive units, as shown in Figure 18-1.

Figure 18-1. Waveform Extension and Closely Related Peripherals



The output matrix (OTMX) can distribute and route out the waveform outputs from timer/counter 4 and 5 across the port pins in different configurations, each optimized for different application types. The dead time insertion (DTI) unit splits the four lower OTMX outputs into a two non-overlapping signals, the non-inverted low side (LS) and inverted high side (HS) of the waveform output with optional dead-time insertion between LS and HS switching.

The swap (SWAP) unit can swap the LS and HS pin position. This can be used for fast decay motor control. The pattern generation unit generates synchronized output waveform with constant logic level. This can be used for easy stepper motor and full bridge control.



The output override disable unit can disable the waveform output on selectable port pins to optimize the pins usage. This is to free the pins for other functional use, when the application does not need the waveform output spread across all the port pins as they can be selected by the OTMX configurations.

The waveform extension is available for TCC4 and TCC5. The notation of this is WEXC.



## 22. TWI – Two-Wire Interface

## 22.1 Features

- One two-wire interface
  - Phillips I<sup>2</sup>C compatible
  - System Management Bus (SMBus) compatible
- Bus master and slave operation supported
  - Slave operation
  - Single bus master operation
  - Bus master in multi-master bus environment
  - Multi-master arbitration
  - Bridge mode with independent and simultaneous master and slave operation
- Flexible slave address match functions
  - 7-bit and general call address recognition in hardware
  - 10-bit addressing supported
  - Address mask register for dual address match or address range masking
  - Optional software address recognition for unlimited number of addresses
- Slave can operate in all sleep modes, including power-down
- Slave address match can wake device from all sleep modes
- 100kHz, 400kHz, and 1MHz bus frequency support
- · Slew-rate limited output drivers
- Input filter for bus noise and spike suppression
- Support arbitration between start/repeated start and data bit (SMBus)
- Slave arbitration allows support for address resolve protocol (ARP) (SMBus)
- Supports SMBUS Layer 1 timeouts
- Configurable timeout values
- Independent timeout counters in master and slave (Bridge mode support)

## 22.2 Overview

The two-wire interface (TWI) is a bidirectional, two-wire communication interface. It is  $I^2C$  and System Management Bus (SMBus) compatible. The only external hardware needed to implement the bus is one pull-up resistor on each bus line.

A device connected to the bus must act as a master or a slave. One bus can have many slaves and one or several masters that can take control of the bus.

The TWI module supports master and slave functionality. The master and slave functionality are separated from each other, and can be enabled and operate simultaneously and separately. The master module supports multi-master bus operation and arbitration. It contains the baud rate generator. Quick command and smart mode can be enabled to auto-trigger operations and reduce software complexity. The master can support 100kHz, 400kHz, and 1MHz bus frequency.

The slave module implements 7-bit address match and general address call recognition in hardware. 10-bit addressing is also supported. A dedicated address mask register can act as a second address match register or as a register for address range masking. The slave continues to operate in all sleep modes, including power-down mode. This enables the slave to wake up the device from all sleep modes on TWI address match. It is possible to disable the address matching to let this be handled in software instead. By using the bridge option, the slave can be mapped to different pin locations. The master and slave can support 100kHz, 400kHz, and 1MHz bus frequency.

The TWI module will detect START and STOP conditions, bus collisions, and bus errors. Arbitration lost, errors, collision, and clock hold on the bus are also detected and indicated in separate status flags available in both master and slave modes.



## 24. USART

## 24.1 Features

- Two identical USART peripherals
- Full-duplex or one-wire half-duplex operation
- Asynchronous or synchronous operation
  - Synchronous clock rates up to 1/2 of the device clock frequency
  - Asynchronous clock rates up to 1/8 of the device clock frequency
- Supports serial frames with:
  - 5, 6, 7, 8, or 9 data bits
  - Optionally even and odd parity bits
  - 1 or 2 stop bits
- Fractional baud rate generator
  - Can generate desired baud rate from any system clock frequency
  - No need for external oscillator with certain frequencies
- Built-in error detection and correction schemes
  - Odd or even parity generation and parity check
  - Data overrun and framing error detection
  - Noise filtering includes false start bit detection and digital low-pass filter
- Separate interrupts for
  - Transmit complete
  - Transmit data register empty
  - Receive complete
- Multiprocessor communication mode
  - Addressing scheme to address a specific devices on a multidevice bus
  - Enable unaddressed devices to automatically ignore all frames
- System wake-up from Start bit
- Master SPI mode
  - Double buffered operation
  - Configurable data order
  - Operation up to 1/2 of the peripheral clock frequency
- IRCOM module for IrDA compliant pulse modulation/demodulation
- One USART is connected to XMEGA Custom Logic (XCL) module:
  - Extend serial frame length up to 256 bit by using the peripheral counter
  - Modulate/demodulate data within the frame by using the glue logic outputs

#### 24.2 Overview

The universal synchronous and asynchronous serial receiver and transmitter (USART) is a fast and flexible serial communication module. The USART supports full-duplex with asynchronous and synchronous operation and single wire half-duplex communication with asynchronous operation. The USART can be configured to operate in SPI master mode and used for SPI communication.

Communication is frame based, and the frame format can be customized to support a wide range of standards. The USART is buffered in both directions, enabling continued data transmission without any delay between frames. Separate interrupts for receive and transmit complete enable fully interrupt driven communication. Frame error and buffer overflow are detected in hardware and indicated with separate status flags. Even or odd parity generation and parity check can also be enabled.

In one-wire configuration, the TxD pin is connected to the RxD pin internally, limiting the IO pins usage. If the receiver is enabled when transmitting, it will receive what the transmitter is sending. This mode can be used for bit error detection.



# 31. Programming and Debugging

### 31.1 Features

- Programming
  - External programming through PDI interface
    - Minimal protocol overhead for fast operation
    - Built-in error detection and handling for reliable operation
  - Boot loader support for programming through any communication interface
- Debugging
  - Nonintrusive, real-time, on-chip debug system
  - No software or hardware resources required from device except pin connection
  - Program flow control
  - Go, Stop, Reset, Step Into, Step Over, Step Out, Run-to-Cursor
  - Unlimited number of user program breakpoints
  - Unlimited number of user data breakpoints, break on:
    - Data location read, write, or both read and write
    - Data location content equal or not equal to a value
    - Data location content is greater or smaller than a value
    - Data location content is within or outside a range
  - No limitation on device clock frequency
- Program and Debug Interface (PDI)
  - Two-pin interface for external programming and debugging
  - Uses the Reset pin and a dedicated pin
  - No I/O pins required during programming or debugging

### 31.2 Overview

The Program and Debug Interface (PDI) is an Atmel proprietary interface for external programming and on-chip debugging of a device. The PDI supports fast programming of nonvolatile memory (NVM) spaces; flash, EEPOM, fuses, lock bits, and the user signature row.

Debug is supported through an on-chip debug system that offers nonintrusive, real-time debug. It does not require any software or hardware resources except for the device pin connection. Using the Atmel tool chain, it offers complete program flow control and support for an unlimited number of program and complex data breakpoints. Application debug can be done from a C or other high-level language source code level, as well as from an assembler and disassemble level.

Programming and debugging can be done through the PDI physical layer. This is a two-pin interface that uses the Reset pin for the clock input (PDI\_CLK) and one other dedicated pin for data input and output (PDI\_DATA). Any external programmer or on-chip debugger/emulator can be directly connected to this interface.



# 36.3 Current Consumption

Table 36-3. Current Consumption for Active Mode and Sleep Modes

ymbol	Parameter	Condition		Min.	Тур.	Max.	Unit
		2014 5.4 014	V <sub>CC</sub> = 1.8V		20		
		32kHz, Ext. Clk	V <sub>CC</sub> = 3.0V		35		μΑ
		1MU= Fort Cile	V <sub>CC</sub> = 1.8V		155		
	Active power consumption (1)	1MHz, Ext. Clk	V <sub>CC</sub> = 3.0V		290		
		2MUz Evt Olk	V <sub>CC</sub> = 1.8V		300	400	
		2MHz, Ext. Clk	V <sub>CC</sub> = 3.0V		0.6	1.2	
		32MHz, Ext. Clk	V <sub>CC</sub> = 3.0V		7	10	mA
		2014- Evt Olk	V <sub>CC</sub> = 1.8V		7		
		32kHz, Ext. Clk	V <sub>CC</sub> = 3.0V		12		
		1MUz Evt Clk	V <sub>CC</sub> = 1.8V		55		
	Idle power consumption (1)	1MHz, Ext. Clk	V <sub>CC</sub> = 3.0V		105		μA
	Concernation	2MUz Evt Olk	V <sub>CC</sub> = 1.8V		110	250	
		2MHz, Ext. Clk	V <sub>CC</sub> = 3.0V		200	350	
		32MHz, Ext. Clk	V <sub>CC</sub> = 3.0V		3.5	5	m/
	Power-down power consumption	All disabled, T = 25°C	V <sub>CC</sub> = 3.0V		0.1	0.9	
		All disabled, T = 85°C			1	3	
I <sub>CC</sub>		All disabled, T = 105°C			2	5	
		WDT and sampled BOD enabled, T = 25°C			0.5		
		WDT and sampled BOD enabled, T = 85°C	V <sub>CC</sub> = 3.0V		1.2	3.5	
		WDT and sampled BOD enabled, T = 105°C			2.5	6	
		RTC from ULP clock, WDT and	V <sub>CC</sub> = 1.8V		0.4		
		sampled BOD enabled, T = 25°C	V <sub>CC</sub> = 3.0V		0.6		μA
		RTC from ULP clock, WDT,	V <sub>CC</sub> = 1.8V		0.5		
	Power-save power		V <sub>CC</sub> = 3.0V		0.6		
	consumption	RTC on 1kHz low power 32.768kHz	V <sub>CC</sub> = 1.8V		0.8		
		TOSC, T = 25°C	V <sub>CC</sub> = 3.0V		0.9		
		RTC from low power 32.768kHz	V <sub>CC</sub> = 1.8V		0.9		
		TOSC, T = 25°C	V <sub>CC</sub> = 3.0V		1.0		
	Reset power consumption	Current through RESET pin substracted, T = 25°C	V <sub>CC</sub> = 3.0V		110		

Notes: 1. All Power Reduction Registers set.



# 36.4 Wake-up Time from Sleep Modes


Table 36-5. Device Wake-up Time from Sleep Modes with Various System Clock Sources

Symbol	Parameter	Condition		Min.	Typ. <sup>(1)</sup>	Max.	Units	
		External 2MHz clock			0.2			
	Wake-up time from idle, standby, and	32kHz internal oscillator			120			
	extended standby mode	8MHz internal oscillator			0.5			
	mode	32MHz internal oscillator			0.2			
	Wake-up time from power save mode	External 2MHz clock			4.5			
		32kHz internal oscillator			320			
t <sub>wakeup</sub>		8MHz internal oscillator	Normal mode		4.5		μs	
			Low power mode		0.5			
		32MHz internal oscillator			5.0			
	Wake-up time from power down mode	External 2MHz clock			4.5			
		32kHz internal oscillator			320			
		8MHz internal oscillator			4.5			
		32MHz internal oscillator			5.0			

modules start execution from the first clock cycle, expect the CPU that is halted for four clock cycles before program execution starts.

Notes:

Figure 36-2. Wake-up Time Definition



The wake-up time is the time from the wake-up request is given until the peripheral clock is available on pin, see Figure 36-2. All peripherals and



Symbol	Parameter	Co	ondition <sup>(2)</sup>	Min.	Тур.	Max.	Units	
			16ksps, V <sub>REF</sub> = 3V		1			
		Differential	16ksps, V <sub>REF</sub> = 1V		2			
DNL <sup>(1)</sup>	Differential non-linearity	mode	300ksps, V <sub>REF</sub> = 3V		1		Isb	
DINL	Differential non-linearity		300ksps, V <sub>REF</sub> = 1V		2		ISD	
		Single ended	16ksps, V <sub>REF</sub> = 3.0V		1	1.5		
		unsigned mode	16ksps, V <sub>REF</sub> = 1.0V		2	3		
					8		mV	
	Offset Error	Differential mode	Temperature drift		0.01		mV/K	
			Operating voltage drift		0.25		mV/V	
			External reference		-5			
	0.1.5		AV <sub>CC</sub> /1.6		-5		mV	
		Gain Error	O-i F	Differential	AV <sub>CC</sub> /2.0		-6	
	Gain Enoi	mode	Bandgap		±10			
				Temperature drift		0.02		mV/K
			Operating voltage drift		2		mV/V	
			External reference		-8			
			AV <sub>CC</sub> /1.6		-8		mV	
		Single ended	AV <sub>CC</sub> /2.0		-8		IIIV	
		unsigned mode	Bandgap		±10			
			Temperature drift		0.03		mV/K	
			Operating voltage drift		2		mV/V	

Notes:

- 1. Maximum numbers are based on characterisation and not tested in production, and valid for 10% to 90% input voltage range.
- 2. Unless otherwise noted all linearity, offset and gain error numbers are valid under the condition that external  $V_{\mathsf{REF}}$  is used.

## Table 36-10. Gain Stage Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
R <sub>in</sub>	Input resistance	Switched		4.0		kΩ
C <sub>sample</sub>	Input capacitance	Switched		4.4		pF
	Signal range	Gain stage output	0		AV <sub>CC</sub> - 0.6	V
	Propagation delay	ADC conversion rate	1/2	1	3	CIk <sub>ADC</sub> cycles
	Clock rate	Same as ADC	100		1800	kHz



## Table 36-19. Programming Time

Parameter	Condition	Min.	Typ. <sup>(1)</sup>	Max.	Units
	32KB Flash, EEPROM <sup>(2)</sup>		50		
Chip Erase	16KB Flash, EEPROM <sup>(2)</sup>		45		
	8KB Flash, EEPROM <sup>(2)</sup>		42		
	Page erase		4		
Flash	Page write		4		ms
	Atomic page erase and write		8		
	Page erase		4		
EEPROM	Page write		4		
	Atomic page erase and write		8		

Notes:

- 1. Programming is timed from the 2MHz output of 8MHz internal oscillator.
- 2. EEPROM is not erased if the EESAVE fuse is programmed.



# 37. Typical Characteristics

# 37.1 Current Consumption

## 37.1.1 Active Mode Supply Current

Figure 37-1. Active Mode Supply Current vs. Frequency

 $f_{SYS} = 0 - 1MHz$  external clock, T = 25°C





Figure 37-2. Active Mode Supply Current vs. Frequency

 $f_{SYS} = 0 - 32MHz$  external clock, T = 25°C



## 37.2 I/O Pin Characteristics

## 37.2.1 Pull-up

Figure 37-23.I/O pin pull-up Resistor Current vs. Input Voltage




Figure 37-24.I/O Pin Pull-up Resistor Current vs. Input Voltage






Figure 37-29.I/O Pin Output Voltage vs. Source Current






Figure 37-30.I/O Pin Output Voltage vs. Sink Current





# Figure 37-49.DNL Error vs. $V_{\rm CC}$

T = 25 °C,  $V_{REF} = 1.0V$ 



## 37.5 AC Characteristics

6

1.6

1.8

2.0

Figure 37-50.Analog Comparator Hysteresis vs. V<sub>CC</sub>
Small hysteresis

16 14 Temperature (°C) —85 —25 —-40

3.2

3.4

3.6

Vcc [V]

2.6

2.8

3.0

2.4

2.2



Figure 37-63.Reset Pin Pull-up Resistor Current vs. Reset Pin Voltage




Figure 37-64.Reset Pin Pull-up Resistor Current vs. Reset Pin Voltage








Figure 37-82. 32MHz internal Oscillator Frequency vs. CALB Calibration Value



# 37.11 Two-wire Interface Characteristics

Figure 37-83. SDA Fall Time vs. Temperature





# **Table of Contents**

Fea	tures		. 1						
1.	Ordering Information								
2.	Typical Applications								
3.	Pinout and Block Diagram								
4.	Overview								
5.	Raso	ources	6						
J.	5.1	Recommended Reading	_						
6.	Capa	acitive Touch Sensing	. 6						
7.	CPU		. 7						
	7.1	Features							
	7.2	Overview							
	7.3	Architectural Overview							
	7.4	ALU - Arithmetic Logic Unit							
	7. <del>4</del> 7.5	Program Flow							
	7.6	-							
		Status Register							
	7.7 7.8	Stack and Stack Pointer							
8.	Mem	ories	11						
0.	8.1	Features							
	8.2	Overview							
	8.3	Flash Program Memory							
	8.4	·							
	_	Fuses and Lock Bits							
	8.5	Data Memory							
	8.6	EEPROM							
	8.7	I/O Memory							
	8.8	Data Memory and Bus Arbitration							
	8.9	Memory Timing							
	8.10	Device ID and Revision							
	8.11	I/O Memory Protection							
	8.12	Flash and EEPROM Page Size	15						
9.	EDM	A – Enhanced DMA Controller	16						
	9.1	Features	16						
	9.2	Overview	16						
10.	Even	nt System	18						
	10.1	Features	18						
	10.2	Overview	18						
11.	Syste	em Clock and Clock options	20						
	11.1	Features	20						
	11.2	Overview	20						
	11.3	Clock Sources							



	36.7	DAC Characteristics
	36.8	Analog Comparator Characteristics80
	36.9	Bandgap and Internal 1.0V Reference Characteristics
	36.10	External Reset Characteristics
	36.11	Power-on Reset Characteristics
	36.12	Flash and EEPROM Characteristics
	36.13	Clock and Oscillator Characteristics84
	36.14	SPI Characteristics
	36.15	Two-Wire Interface Characteristics
37.	Туріс	cal Characteristics 93
	37.1	Current Consumption
	37.2	I/O Pin Characteristics
	37.3	ADC Characteristics
	37.4	DAC Characteristics
	37.5	AC Characteristics117
	37.6	Internal 1.0V Reference Characteristics
	37.7	BOD Characteristics
	37.8	External Reset Characteristics
	37.9	Power-on Reset Characteristics
	37.10	Oscillator Characteristics
	37.11	Two-wire Interface Characteristics
	37.12	PDI Characteristics
38.	Errat	a – ATxmega32E5 / ATxmega16E5 / ATxmega8E5
	38.1	Rev. B
	38.2	Rev. A
39.	Revis	sion History
	39.1	8153K – 08/2016
	39.2	8153J – 11/2014
	39.3	8153I – 08/2014
	39.4	8153H – 07/2014
	39.5	8153G – 10/2013
	39.6	8153F – 08/2013
	39.7	8153E – 06/2013
	39.8	8153D – 06/2013142
	39.9	8153C – 05/2013142
		8153B – 04/2013
	39.11	8153A – 04/2013
Tab	le of (	Contentsi

