



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	AVR
Core Size	8/16-Bit
Speed	32MHz
Connectivity	I²C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	26
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VFQFN Exposed Pad
Supplier Device Package	32-VQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atxmega8e5-mn

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The EDMA controller supports extended features such as double buffering, data match for peripherals and data search for SRAM or EEPROM.

The EDMA controller supports two types of channel. Each channel type can be selected individually.

Atmel

Figure 10-1. Event System Overview and Connected Peripherals



The event routing network consists of eight software-configurable multiplexers that control how events are routed and used. These are called event channels, and allow up to eight parallel event configurations and routing. The maximum routing latency of an external event is two peripheral clock cycles due to re-synchronization, but several peripherals can directly use the asynchronous event without any clock delay. The event system works in all power sleep modes, but only asynchronous events can be routed in sleep modes where the system clock is not available.

Figure 11-1. The Clock System, Clock Sources, and Clock Distribution



11.3 Clock Sources

The clock sources are divided in two main groups: internal oscillators and external clock sources. Most of the clock sources can be directly enabled and disabled from software, while others are automatically enabled or disabled, depending on peripheral settings. After reset, the device starts up running from the 2MHz output of the 8MHz internal oscillator. The other clock sources, DFLL and PLL, are turned off by default.

The internal oscillators do not require any external components to run. For details on characteristics and accuracy of the internal oscillators, refer to the device datasheet.

11.3.1 32kHz Ultra Low Power Internal Oscillator

This oscillator provides an approximate 32kHz clock. The 32kHz ultra low power (ULP) internal oscillator is a very low power clock source, and it is not designed for high accuracy. The oscillator employs a built-in prescaler that provides a 1kHz output. The oscillator is automatically enabled/disabled when it is used as clock source for any part of the device. This oscillator can be selected as the clock source for the RTC.



16.3 Output Driver

All port pins (Pxn) have programmable output configuration. The port pins also have configurable slew rate limitation to reduce electromagnetic emission.

16.3.1 Push-pull

Figure 16-1. I/O Configuration - Totem-pole



16.3.2 Pull-down

Figure 16-2. I/O Configuration - Totem-pole with Pull-down (on input)



16.3.3 Pull-up

Figure 16-3. I/O Configuration - Totem-pole with Pull-up (on input)



Atmel

16.4 Input Sensing

Input sensing is synchronous or asynchronous depending on the enabled clock for the ports, and the configuration is shown in Figure 16-7.





When a pin is configured with inverted I/O, the pin value is inverted before the input sensing.

16.5 Alternate Port Functions

Most port pins have alternate pin functions in addition to being a general purpose I/O pin. When an alternate function is enabled, it might override the normal port pin function or pin value. This happens when other peripherals that require pins are enabled or configured to use pins. If and how a peripheral will override and use pins is described in the section for that peripheral. "Pinout and Pin Functions" on page 57 shows which modules on peripherals that enable alternate functions on a pin, and which alternate functions that are available on a pin.

21. RTC – 16-bit Real-Time Counter

21.1 Features

- 16-bit resolution
- Selectable clock source
 - 32.768kHz external crystal
 - External clock
 - 32.768kHz internal oscillator
 - 32kHz internal ULP oscillator
- Programmable 10-bit clock prescaling
- One compare register
- One period register
- Clear counter on period overflow
- Optional interrupt/event on overflow and compare match
- Correction for external crystal oscillator frequency error down to ±0.5ppm accuracy

21.2 Overview

The 16-bit real-time counter (RTC) is a counter that typically runs continuously, including in low power sleep modes, to keep track of time. It can wake up the device from sleep modes and/or interrupt the device at regular intervals.

The reference clock is typically the 1.024kHz output from a high-accuracy crystal of 32.768kHz, and this is the configuration most optimized for low power consumption. The faster 32.768kHz output can be selected if the RTC needs a resolution higher than 1ms. The RTC can also be clocked from an external clock signal, the 32.768kHz internal oscillator or the 32kHz internal ULP oscillator.

The RTC includes a 10-bit programmable prescaler that can scale down the reference clock before it reaches the counter. A wide range of resolutions and time-out periods can be configured. With a 32.768kHz clock source, the maximum resolution is 30.5µs, and time-out periods can range up to 2000 seconds. With a resolution of 1s, the maximum timeout period is more than 18 hours (65536 seconds). The RTC can give a compare interrupt and/or event when the counter equals the compare register value, and an overflow interrupt and/or event when it equals the period register value.

26. XCL – XMEGA Custom Logic Module

26.1 Features

- Two independent 8-bit timer/counter with:
 - Period and compare channel for each timer/counter
 - Input Capture for each timer
 - Serial peripheral data length control for each timer
 - Timeout support for each timer
 - Timer underflow interrupt/event
 - Compare match or input capture interrupt/event for each timer
- One 16-bit timer/counter by cascading two 8-bit timer/counters with:
 - Period and compare channel
 - Input capture
 - Timeout support
 - Timer underflow interrupt/event
 - Compare match or input capture interrupt/event
- Programmable lookup table supporting multiple configurations:
 - Two 2-input units
 - One 3-input unit
 - RS configuration
 - Duplicate input with selectable delay on one input or output
 - Connection to external I/O pins, event system or one selectable USART
- Combinatorial Logic Functions using programmable truth table:
 - AND, NAND, OR, NOR, XOR, XNOR, NOT, MUX
- Sequential Logic Functions:
 - D-Flip-Flop, D Latch, RS Latch
- Input sources:
 - From external pins or the event system
 - One input source includes selectable delay or synchronizing option
 - Can be shared with selectable USART pin locations
- Outputs:
 - Available on external pins or event system
 - Includes selectable delay or synchronizing option
 - Can override selectable USART pin locations
- Operates in active mode and all sleep modes

26.2 Overview

The XMEGA Custom Logic module (XCL) consists of two sub-units, each including 8-bit timer/counter with flexible settings, peripheral counter working with one software selectable USART module, delay elements, glue logic with programmable truth table and a global logic interconnect array.

The timer/counter configuration allows for two 8-bits timer/counters. Each timer/counter supports normal, compare and input capture operation, with common flexible clock selections and event channels for each timer. By cascading the two 8-bit timer/counters, the XCL can be used as a 16-bit timer/counter.

The peripheral counter (PEC) configuration, the XCL is connected to one software selectable USART. This USART controls the counter operation, and the PEC can optionally control the data length within the USART frame.

The glue logic configuration, the XCL implements two programmable lookup tables (LUTs). Each defines the truth table corresponding to the logical condition between two inputs. Any combinatorial function logic is possible. The LUT inputs can be connected to I/O pins or event system channels. If the LUT is connected to the USART0 pin locations, the data lines (TXD/RXD) data encoding/decoding will be possible. Connecting together the LUT units, RS Latch, or any combinatorial logic between two operands or three inputs can be enabled.



28. ADC – 12-bit Analog to Digital Converter

28.1 Features

- 12-bit resolution
- Up to 300 thousand samples per second
 - Down to 2.3µs conversion time with 8-bit resolution
 - Down to 3.35µs conversion time with 12-bit resolution
- Differential and single-ended input
 - Up to 16 single-ended inputs
 - 16x8 differential inputs with optional gain
- Built-in differential gain stage
 - 1/2x, 1x, 2x, 4x, 8x, 16x, 32x, and 64x gain options
- Single, continuous and scan conversion options
- Four internal inputs
 - Internal temperature sensor
 - DAC output
 - AV_{CC} voltage divided by 10
 - 1.1V bandgap voltage
- Internal and external reference options
- Compare function for accurate monitoring of user defined thresholds
- Offset and gain correction
- Averaging
- Over-sampling and decimation
- Optional event triggered conversion for accurate timing
- Optional interrupt/event on compare result
- Optional EDMA transfer of conversion results

28.2 Overview

The ADC converts analog signals to digital values. The ADC has 12-bit resolution and is capable of converting up to 300 thousand samples per second (ksps). The input selection is flexible, and both single-ended and differential measurements can be done. For differential measurements, an optional gain stage is available to increase the dynamic range. In addition, several internal signal inputs are available. The ADC can provide both signed and unsigned results.

The ADC measurements can either be started by application software or an incoming event from another peripheral in the device. The ADC measurements can be started with predictable timing, and without software intervention. It is possible to use EDMA to move ADC results directly to memory or peripherals when conversions are done.

Both internal and external reference voltages can be used. An integrated temperature sensor is available for use with the ADC. The output from the DAC, $AV_{CC}/10$, and the bandgap voltage can also be measured by the ADC.

The ADC has a compare function for accurate monitoring of user defined thresholds with minimum software intervention required.

When operation in noisy conditions, the average feature can be enabled to increase the ADC resolution. Up to 1024 samples can be averaged, enabling up to 16-bit resolution results. In the same way, using the over-sampling and decimation mode, the ADC resolution is increased up to 16-bits, which results in up to 4-bit extra lsb resolution. The ADC includes various calibration options. In addition to standard production calibration, the user can enable the offset and gain correction to improve the absolute ADC accuracy.

29. DAC – Digital to Analog Converter

29.1 Features

- One Digital to Analog Converter (DAC)
- 12-bit resolution
- Two independent, continuous-drive output channels
- Up to 1 million samples per second conversion rate per DAC channel
- Built-in calibration that removes:
 - Offset error
 - Gain error
- Multiple conversion trigger sources
 - On new available data
 - Events from the event system
- Drive capabilities and support for
 - Resistive loads
 - Capacitive loads
 - Combined resistive and capacitive loads
- Internal and external reference options
- DAC output available as input to analog comparator and ADC
- Low-power mode, with reduced drive strength
- Optional EDMA transfer of data

29.2 Overview

The digital-to-analog converter (DAC) converts digital values to voltages. The DAC has two channels, each with 12-bit resolution, and is capable of converting up to one million samples per second (Msps) on each channel. The built-in calibration system can remove offset and gain error when loaded with calibration values from software.

Figure 29-1. DAC Overview



A DAC conversion is automatically started when new data to be converted are available. Events from the event system can also be used to trigger a conversion, and this enables synchronized and timed conversions between the DAC and other peripherals, such as a timer/counter. The EDMA controller can be used to transfer data to the DAC.

The DAC is capable of driving both resistive and capacitive loads aswell as loads which combine both. A low-power mode is available, which will reduce the drive strength of the output. Internal and external voltage references can be used. The DAC output is also internally available for use as input to the analog comparator or ADC.

PORTA has one DAC. Notation of this peripheral is DACA.

Atmel

36.4 Wake-up Time from Sleep Modes

Symbol	Parameter	Condition		Min.	Typ. ⁽¹⁾	Max.	Units
		External 2MHz clock			0.2		
	Wake-up time from idle, standby, and	32kHz internal oscillator			120		
	extended standby mode	8MHz internal oscillator			0.5		
		32MHz internal oscillator			0.2		
		External 2MHz clock			4.5		
	Wake-up time from power save mode	32kHz internal oscillator			320		
t _{wakeup}		8MHz internal oscillator	Normal mode		4.5		μs
			Low power mode		0.5		
		32MHz internal oscillator			5.0		
		External 2MHz clock			4.5		
	Wake-up time from	32kHz internal oscillator			320		
	power down mode	8MHz internal oscillator			4.5		
		32MHz internal oscillator			5.0		

Table 36-5	Device Wake-u	n Time from Slee	n Modes with Va	arious Sveton	Clock Sources
Table 30-5.	Device wake-u		p modes with va	anous system	I CIOCK Sources

Notes: 1. The wake-up time is the time from the wake-up request is given until the peripheral clock is available on pin, see Figure 36-2. All peripherals and modules start execution from the first clock cycle, expect the CPU that is halted for four clock cycles before program execution starts.

Figure 36-2. Wake-up Time Definition



Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
Vin	Input range		0		V _{REF}	
Vin	Conversion range	Differential mode, Vinp - Vinn	-0.95*V _{REF}		0.95*V _{REF}	V
Vin	Conversion range	Single ended unsigned mode, Vinp	-0.05*V _{REF}		0.95*V _{REF}	

Table 36-8. Clock and Timing

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units	
Clk _{ADC}	ADC Clock frequency	Maximum is 1/4 of Peripheral clock frequency	100		1800	kHz	
		Measuring internal signals		125		-	
f _{CIkADC}	Sample rate		16		300		
		Current limitation (CURRLIMIT) off	16		300		
f _{ADC}	Sample rate	CURRLIMIT = LOW			250	ksps	
		CURRLIMIT = MEDIUM			150		
		CURRLIMIT = HIGH			50		
	Sampling Time	1/2 Clk _{ADC} cycle	0.25		5	μs	
	Conversion time (latency)	(RES+2)/2+(GAIN !=0) RES (Resolution) = 8 or 12	6		10		
	Start-up time	ADC clock cycles		12	24	Clk _{ADC} cycles	
	ADC settling time	After changing reference or input mode		7	7		

Table 36-9. Accuracy Characteristics

Symbol	Parameter	Co	ndition ⁽²⁾	Min.	Тур.	Max.	Units
			Differential	8	12	12	
RES	Resolution	12-bit resolution	Single ended signed	7	11	11	Bits
			Single ended unsigned	8	12	12	-
	Integral non-linearity	Differential mode	16ksps, V _{REF} = 3V		1		lsh
			16ksps, V _{REF} = 1V		2		
INII (1)			300ksps, V _{REF} = 3V		1		
INL [®] /			300ksps, V _{REF} = 1V		2		150
		Single ended unsigned mode	16ksps, V _{REF} = 3.0V		1	1.5	_
			16ksps, V _{REF} = 1.0V		2	3	

Table 36-26. External Clock with Prescaler ⁽¹⁾ for System Clock

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
1 /+	Clock Fraguency ⁽²⁾	V _{CC} = 1.6 - 1.8V	0		90	N 41 1-
1/1 _{CK}	Clock Frequency V	V _{CC} = 2.7 - 3.6V	0		142	IVITZ
+	Clock Period	V _{CC} = 1.6 - 1.8V	11			
ч _{СК}	CIUCK Period	V _{CC} = 2.7 - 3.6V	7			
+	Clock High Time	V _{CC} = 1.6 - 1.8V	4.5			
ЧСН		V _{CC} = 2.7 - 3.6V	2.4			
+	Clock Low Time	V _{CC} = 1.6 - 1.8V	4.5			nc
^L CL		V _{CC} = 2.7 - 3.6V	2.4			115
+	Piso Time (for maximum frequency)	V _{CC} = 1.6 - 1.8V			1.5	
^L CR	Rise filme (for maximum frequency)	V _{CC} = 2.7 - 3.6V			1.0	
+	Fall Time (for maximum frequency)	V _{CC} = 1.6 - 1.8V			1.5	
^L CF		V _{CC} = 2.7 - 3.6V			1.0	
Δt_{CK}	Change in period from one clock cycle to the next				10	%

Notes: 1. System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.

2. The maximum frequency vs. supply voltage is linear between 1.6V and 2.7V, and the same applies for all other parameters with supply voltage conditions.

36.13.7 External 16MHz Crystal Oscillator and XOSC Characteristics

Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
			FRQRANGE=0		<10		
	Cycle to cycle jitter		FRQRANGE=1, 2, or 3		<1		
		XOSCPWR=1			<1		n 0
	Long term jitter		FRQRANGE=0		<6		115
			FRQRANGE=1, 2, or 3		<0.5		
		XOSCPWR=1			<0.5		

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
C _{XTAL1}	Parasitic capacitance XTAL1 pin			5.4		
C _{XTAL2}	Parasitic capacitance XTAL2 pin			7.1		pF
C _{LOAD}	Parasitic capacitance load			3.07		*

Note:

1. Numbers for negative impedance are not tested in production but guaranteed from design and characterization.

36.13.8 External 32.768kHz Crystal Oscillator and TOSC Characteristics

Table 36-28. External 32.768kHz Crystal Oscillator and TOSC Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
F0D/D4	Recommended crystal equivalent	Crystal load capacitance 6.5pF			60	kO
series resistance (ESR)		Crystal load capacitance 9.0pF			35	K52
C _{TOSC1}	Parasitic capacitance TOSC1 pin			5.3		۳Ē
C _{TOSC2}	Parasitic capacitance TOSC2 pin			7.4		pr
	Recommended safety factor	capacitance load matched to crystal specification	3.0			

Note: 1. See Figure 36-4 for definition.

Figure 36-4. TOSC Input Capacitance



The parasitic capacitance between the TOSC pins is $C_{L1} + C_{L2}$ in series as seen from the crystal when oscillating without external capacitors.

Atmel

Figure 37-25.I/O Pin Pull-up Resistor Current vs. Input Voltage



37.2.2 Output Voltage vs. Sink/Source Current



Figure 37-26.I/O Pin Output Voltage vs. Source Current





37.2.3 Thresholds and Hysteresis





Figure 37-39.ADC INL Error vs. V_{CC} T = 25 °C, $V_{REF} = 1.0V$



Figure 37-40.ADC DNL Error vs. V_{REF} SE Unsigned mode, T=25°C, V_{CC} = 3.6V, external reference





Figure 37-82. 32MHz internal Oscillator Frequency vs. CALB Calibration Value $V_{\rm CC} = 3.0V$

37.11 Two-wire Interface Characteristics





Issue: TWI SM bus level one Master or slave remembering data

If a write is made to Data register, prior to Address register, the TWI design sends the data as soon as the write to Address register is made. But the send data will be always 0x00.

Workaround:

Since single interrupt line is shared by both timeout interrupt and other TWI interrupt sources, there is a possibility in software that data register will be written after timeout is detected but before timeout interrupt routine is executed. To avoid this, in software, before writing data register, always ensure that timeout status flag is not set.

Issue: Temperature sensor not calibrated

Temperature sensor factory calibration is not implemented on devices before date code 1324.

Workaround:

None.

Issue: Automatic port override on PORT C

When Waveform generation is enabled on PORT C Timers, Automatic port override of peripherals other than Tc may not work even though the pin is not used as waveform output pin.

Workaround:

No workaround.

Issue: Sext timer is not implemented in slave mode

In slave mode, only Ttout timer is implemented. Sext timer is needed in slave mode to release the SCL line and to allow the master to send a STOP condition. If only master implements Sext timer, slave continues to stretch the SCL line (up to the Ttout timeout in the worse case). Sext = Slave cumulative timeout.

Workaround:

No workaround.

Issue: ADC: Averaging is failing when channel scan is enabled

For a correct operation, the averaging must complete on the on-going channel before incrementing the input offset. In the current implementation, the input offset is incremented after the ADC sampling is done.

Workaround:

None.

Issue: ADC: Averaging in single conversion requires multiple conversion triggers

For a normal operation, an unique start of conversion trigger starts a complete average operation. Then, for N-samples average operation, we should have:

- One start of conversion
- N conversions + average
- Optional interrupt when the Nth conversion/last average is completed

On silicon we need:

N start of conversion

The two additional steps are well done.

Workaround:

- Set averaging configuration
- N starts of conversion by polling the reset of START bit
- Wait for interrupt flag (end of averaging)

Issue: ADC accumulator sign extends the result in unsigned mode averaging

In unsigned mode averaging, when the msb is going high(1), measurements are considered as negative when right shift is used. This sets the unused most significant bits once the shift is done.

Workaround:

Mask to zero the unused most significant bits once shift is done.

Issue: ADC: Free running average mode issue

In free running mode the ADC stops the ongoing averaging as soon as free running bit is disabled. This creates the need to flush the ADC before starting the next conversion since one or two conversions might have taken place in the internal accumulator.

Workaround:

Disable and re-enable the ADC before the start of next conversion in free running average mode.

Issue: ADC: Event triggered conversion in averaging mode

If the ADC is configured as event triggered in averaging mode, then a single event does not complete the entire averaging as it should be.

Workaround:

In the current revision, N events are needed for completing averaging on N samples.

39. Revision History

Please note that referring page numbers in this section are referred to this document. The referring revision in this document section are referring to the document revision.

39.1 8153K - 08/2016

1.	"Ordering Information" on page 2: Ordering codes for UQFN packages corrected from M4N/M4NR to
	M4UN/M4UNR.

39.2 8153J - 11/2014

1.	Changed error for ESR parameter in Table 36-27 on page 86.
2.	Changed the use of capital letters in heading, figure titles, and table headings.

39.3 8153I - 08/2014

1.	Removed preliminary from the front page.
2.	Updated with ESR info in Table 36-27 on page 86.
3.	Added errata on Automatic port override on PORT C in Section 38. "Errata – ATxmega32E5 / ATxmega16E5 / ATxmega8E5" on page 136.
4.	Added errata on Sext timer not implemented in slave mode in Section 38. "Errata – ATxmega32E5 / ATxmega16E5 / ATxmega8E5" on page 136.

39.4 8153H - 07/2014

1.	"Ordering Information" on page 2: Added ordering codes for XMEGA E5 devices @105°C.
2.	Electrical characteristics updates: "Current Consumption" : Added power-down numbers for 105°C and updated values in Table 36-3 on page 73. "Flash and EEPROM Characteristics" : Added Flash and EEPROM write/erase cycles and data retention for 105°C in Table 36-18 on page 82.
3.	Changed Vcc to AVcc in Section 28. "ADC – 12-bit Analog to Digital Converter" on page 51 and in Section 30.1 "Features" on page 54.
4.	32.768 KHz changed to 32 kHz in the heading in Section 36.13.4 on page 84 and in Table 36-23 on page 84.
5.	Changed back page according to datasheet template 2014-0502.

39.5 8153G - 10/2013

1.	Updated wake-up time from power-save mode for 32MHz internal oscillator from 0.2µs to 5.0µs in Table 36-5 on
	page 75.

39.6 8153F - 08/2013

1.

TWI characteristics: Units of Data setup time (t_{SU;DAT}) changed from µs to ns in Table 36-30 on page 91.